| 数据搜索系统,热门电子元器件搜索 |
|
PIMXRT516SCVL2A 数据表(PDF) 64 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PIMXRT516SCVL2A 数据表(HTML) 64 Page - NXP Semiconductors |
|
64 / 124 page ![]() i.MX RT1160 Crossover Processors Data Sheet for Industrial Products, Rev. 0, 04/2021 64 NXP Semiconductors Electrical characteristics Figure 25. FlexSPI output timing in SDR mode 4.5.2.2.2 DDR mode NOTE TCSS and TCSH are configured by the FlexSPIn_FLSHAxCR1 register, the default values are shown above. Please refer to the i.MXRT1160 Reference Manual (IMXRT1160RM) for more details. Figure 26. FlexSPI output timing in DDR mode 4.6 Display and graphics The following sections provide information about display and graphic interfaces. Table 59. FlexSPI output timing in DDR mode Symbol Parameter Min Max Unit Frequency of operation1 1 The actual maximum frequency supported is limited by the FlexSPIn_MCR0[RXCLKSRC] configuration used. Please refer to the FlexSPI SDR input timing specifications. — 166 MHz Tck SCK clock period (FlexSPIn_MCR0[RXCLKSRC] = 0x0) 6.0 — ns TDVO Output data valid time — 2.2 ns TDHO Output data hold time 0.8 — ns TCSS Chip select output setup time 3 x TCK / 2 - 0.7 — ns TCSH Chip select output hold time 3 x TCK / 2 + 0.8 — ns T CSS T CK TCSH TDVO TDHO TDVO TDHO SCK CS SIO[0:7] T CSS T CK TDVO TDHO TDVO TDHO TCSH SCK CS SIO[0:7] |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |