MCP3561T-ESLASHST datasheet(49/108 Pages) MICROCHIP

49 / 108 page

 2019-2021 Microchip Technology Inc.

DS20006181C-page 49

MCP3561/2/4

5.11.3

INTERNAL MASTER CLOCK

MODES (CLK_SEL[1:0] = 1x)

When CLK_SEL[1] = 1, the internal oscillator is

selected and the master clock is generated internally.

The internal oscillator has no Reset feature and

continues to run once selected. The master clock

generation is independent of the ADC as the clock can

still be generated even if the ADC is in ADC Shutdown

mode. The internal oscillator is only disabled when

CLK_SEL[1:0] = 0x. The clock can be distributed to the

dedicated output pin depending on the CLK_SEL[0] bit.

When the clock output is selected (CLK_SEL[0] = 1),

the AMCLK

clock

derived

from

the

MCLK

(AMCLK = MCLK/PRESCALE) is available on the

output pin. The AMCLK output can serve as the clock

pin to synchronize the modulator output or other

MCP3561/2/4 devices that are configured with

CLK_SEL[1:0] = 00 or 01.

The AMCLK output is available on the MCLK clock

output pin as soon as the Write command

(CLK_SEL[1:0] = 11) is finished.

5.12

Digital System Offset and Gain

Calibrations

The MCP3561/2/4 devices include a digital calibration

feature for offset and gain errors. The calibration

scheme for offset error consists of the addition of a

fixed offset value to the ADC output code (ADCDATA at

address: 0x0). The offset value added (OFFSETCAL)

is determined in the OFFSETCAL register (address:

0x9). The calibration scheme for gain error consists of

the multiplication of a fixed gain value to the ADCDATA

code. The gain value (GAINCAL) multiplied is

determined in the GAINCAL register (address: 0xA).

The digital offset and gain calibration schemes are

enabled or disabled via the EN_OFFCAL and

EN_GAINCAL control bits of the CONFIG3 register.

When both calibration control bits are enabled

(EN_OFFCAL = EN_GAINCAL = 1), the ADCDATA

bration schemes, as described in Equation 5-6. When

a calibration enable bit is off, its corresponding register

becomes a Don’t Care register and the corresponding

calibration is not performed.

EQUATION 5-6:

ADCDATA OUTPUT

AFTER DIGITAL GAIN

AND OFFSET ERROR

CALIBRATION

The calculations are performed internally with proper

management of overloading, so that the overload

detection is done on the output result only and not on

the intermediate results. A sufficient number of addi-

tional overload bits are maintained and propagated

internally to overcome all possible overload and/or

overload recovery situations.

For example, if ADCDATA (pre-calibration) + OFFSETCAL

is out of bounds, but (ADCDATA (pre-calibration) +

OFFSETCAL) x GAINCAL is still in the right range

(possible with 0 < GAINCAL < 1), the result is not

saturated.

5.12.1

DIGITAL OFFSET ERROR

CALIBRATION

The

Offset

Calibration

(OFFSETCAL,

address: 0x9) is a signed MSb first, two’s complement

coding, 24-bit register that holds the digital offset

calibration value, OFFSETCAL. The OFFSETCAL

equivalent input voltage value is calculated with

Equation 5-7.

EQUATION 5-7:

OFFSETCAL

CALIBRATION VALUE

(EQUIVALENT INPUT

VOLTAGE)

For the MCP3561/2/4 devices, the offset calibration is

done by adding the OFFSETCAL[23:0] calibration

value to the ADCDATA code bit-by-bit.

The offset calibration value range in equivalent voltage

is [-VREF/GAIN; (+VREF – 1 LSb)/GAIN], which can

cancel any possible offset in the ADC but also in the

system. The offset calibration is realized with a simple

24-bit signed adder and is instantaneous (no pipeline

delay). Enabling the offset calibration will affect the

next conversion result; the conversion result already

held in the ADCDATA register (0x0) is not modified

when the EN_OFFCAL is set to ‘1’, but the next one

will take the offset calibration into account. Changing

the OFFSETCAL register to a new value will not affect

the current ADCDATA value, but the next one (after a

data ready interrupt) will take the new OFFSETCAL

value into account. Figure 5-11 presents the different

cases and their impact on the ADCDATA register and

the IRQ output.

ADCDATA (post-calibration) =

[ADCDATA (pre-calibration) + OFFSETCAL] x GAINCAL

OFFSETCAL (V) = VREF x (OFFSETCAL[23:0]

signed decimal code)/(8388608 x GAIN)

MCP3561T-E/ST 数据表(PDF) 49 Page - Microchip Technology

MCP3561T-E/ST 数据表(HTML) 49 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载