数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MCP3562-E/ST 数据表(PDF) 55 Page - Microchip Technology

部件名 MCP3562-E/ST
功能描述  Two/Four/Eight-Channel, 153.6 ksps, Low-Noise 24-Bit Delta-Sigma ADCs
PDF  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

MCP3562-E/ST 数据表(HTML) 55 Page - Microchip Technology

Back Button MCP3562-E/ST Datasheet HTML 51Page - Microchip Technology MCP3562-E/ST Datasheet HTML 52Page - Microchip Technology MCP3562-E/ST Datasheet HTML 53Page - Microchip Technology MCP3562-E/ST Datasheet HTML 54Page - Microchip Technology MCP3562-E/ST Datasheet HTML 55Page - Microchip Technology MCP3562-E/ST Datasheet HTML 56Page - Microchip Technology MCP3562-E/ST Datasheet HTML 57Page - Microchip Technology MCP3562-E/ST Datasheet HTML 58Page - Microchip Technology MCP3562-E/ST Datasheet HTML 59Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 108 page
background image
 2019-2021 Microchip Technology Inc.
DS20006181C-page 55
MCP3561/2/4
5.14.3
SCAN MODE INTERNAL
RESOURCE CHANNELS
5.14.3.1
Analog Supply Voltage Reading
(AVDD)
During the conversion that reads AVDD in SCAN mode,
the multiplexer selection becomes 0x98 (AVDD – AGND),
which is equal to the analog power supply voltage.
Since AVDD is the highest voltage available in the chip,
when reading AVDD in SCAN mode, the gain of the
ADC is automatically set to 1/3x, which maximizes the
input full-scale range regardless of the GAIN[2:0] set-
tings. This temporary internal configuration does not
change the register settings, it only impacts the gain of
the device during this conversion.
With this fixed 1/3x gain, the ADC can measure the
maximum specified analog supply voltage (AVDD =3.6V)
with a reference voltage as low as 1.2V.
5.14.3.2
Temperature Reading (TEMP)
During the conversion that reads TEMP in SCAN
mode, the multiplexer selection becomes 0xDE, which
enables the two temperature diode sensors at each
input of the ADC. During the temperature reading, the
ADC gain is automatically set to 1x regardless of the
GAIN[2:0] settings. This temporary internal configura-
tion does not change the register setting, it only impacts
the gain of the device during this conversion.
5.14.3.3
Offset Reading (OFFSET)
During the conversion that reads OFFSET in SCAN
mode, the differential MUX output is shorted to AGND
(internally). The Offset Reading varies from part to part,
and over AVDD and temperature. The reading of this
offset value can be used for the device offset calibration
or tracking of the offset value in applications.
There is no automatic offset calibration in the device,
so the user has to manually write the opposite (signed
value) of the offset measured into the OFFSETCAL
register to effectively cancel the offset on the
subsequent outputs.
5.14.3.4
VCM Reading (VCM)
During the conversion that reads VCM, the device
monitors the internal Common-mode voltage of the
device in order to ensure proper operation.
The VCM voltage of the device should be located at
1.2V ± 2% to ensure proper accuracy. With this setting,
the internal multiplexer setting becomes 0xF8
(VCM –AGND). In order to properly measure VCM, the
reference voltage must be larger than 1.2V.
During the VCM reading, the gain of the ADC is set to 1x
regardless of the GAIN[2:0] settings. This temporary inter-
nal configuration does not change the register setting, it
impacts the gain of the device during this conversion.
The VCM reading is susceptible to the gain and offset
errors of the ADC, which should be calibrated to obtain
a precise internal Common-mode measurement.
5.14.4
DELAY BETWEEN CONVERSIONS
WITHIN A SCAN CYCLE (DLY[2:0])
While the ADC and multiplexer are optimized to switch
from one channel to another instantaneously, it may not
be the case of an application that requires additional
settling time to overcome the transition. The device can
insert an additional delay between each conversion of
the scan cycle.
The delay value is controlled by the DLY[2:0] bits
located in the SCAN register (SCAN[23:20]). See
Table 5-15.
The delay is only added in between two conversions of
the same scan cycle. There is no delay added at the
end or the beginning of each scan cycle due to the
DLY[2:0] settings.
During this delay, the ADC is internally kept in Standby
mode (ADC_MODE[1:0] = 10 internally, but the
ADC_MODE[1:0] bits are always read as ‘11’ through
the SPI interface).
The analog multiplexer switches to the next selected
input at the end of each conversion (i.e., at the begin-
ning of the added delay, so that the application has
additional time to settle properly).
TABLE 5-15:
DELAY BETWEEN
CONVERSIONS WITHIN A
SCAN CYCLE
DLY[2:0]
Delay Value
(DMCLK Periods)
111
512
110
256
101
128
100
64
011
32
010
16
001
8
000
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com