数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MCP48FVB24 数据表(PDF) 21 Page - Microchip Technology

部件名 MCP48FVB24
功能描述  8/10/12-Bit Quad/Octal Voltage Output, 6 LSb INL Digital-to-Analog Converters with SPI Interface
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

MCP48FVB24 数据表(HTML) 21 Page - Microchip Technology

Back Button MCP48FVB24 Datasheet HTML 17Page - Microchip Technology MCP48FVB24 Datasheet HTML 18Page - Microchip Technology MCP48FVB24 Datasheet HTML 19Page - Microchip Technology MCP48FVB24 Datasheet HTML 20Page - Microchip Technology MCP48FVB24 Datasheet HTML 21Page - Microchip Technology MCP48FVB24 Datasheet HTML 22Page - Microchip Technology MCP48FVB24 Datasheet HTML 23Page - Microchip Technology MCP48FVB24 Datasheet HTML 24Page - Microchip Technology MCP48FVB24 Datasheet HTML 25Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 112 page
background image
 2020 Microchip Technology Inc.
DS20006362A-page 21
MCP48FXBX4/8
TABLE 1-5:
SPI REQUIREMENTS (MODE 0,0)
#
Characteristic
Sym.
Min. Max. Units
Conditions
SCK Input Frequency
FSCK
—10
MHz VDD = 2.7V to 5.5V
(READ command)
—20
MHz VDD = 2.7V to 5.5V
(all other commands)
70
CS Active (VIL) to SCK  Input
TCSA2SCH
60
ns
71
SCK Input High Time
TSCH
20
ns
VDD = 2.7V to 5.5V
400
ns
VDD = 1.8V to 2.7V
72
SCK Input Low Time
TSCL
20
ns
VDD = 2.7V to 5.5V
400
ns
VDD = 1.8V to 2.7V
73
Setup Time of SDI Input to SCK
 Edge
TDIV2SCH
10
ns
74
Hold Time of SDI Input from SCK
 Edge
TSCH2DIL
20
ns
77
CS Inactive (VIH) to SDO Output
High-Impedance
TCSH2DOZ
—50
ns
Note 1
80
SDO Data Output Valid after SCK
 Edge
TSCL2DOV
—45
ns
VDD = 2.7V to 5.5V
—170
ns
VDD = 1.8V to 2.7V
82
SDO Data Output Valid after CS Active (VIL)TSSL2DOV
—70
ns
83
CS Inactive (VIH) after SCK  Edge
TSCH2CSL
100
ns
VDD = 2.7V to 5.5V
1µs
VDD = 1.8V to 2.7V
84
CS High Time (VIH)TCSH
50
ns
94
LAT
 to SCK ↑ (write data 24th bit) Setup
Time
TLATSU
10
ns
Write data transferred(3)
96
LAT High or Low Time
TLAT
50
ns
97
HVC
 to SCK  (1st data bit)
(HVC setup time)
THVCSU
0
ns
High-Voltage Commands(1)
98
SCK
 (last bit of command, 8th or 24th bit) to
HVC
 (HVC hold time)
THVCHD
25
ns
High-Voltage Commands(1)
Note 1:
This parameter is ensured by design.
3:
Within 1/2 LSb of the final value when the code changes from 1/4 to 3/4 of FSR. (Example: 400h to C00h in
12-bit device.) The transition of the LAT signal must occur 10 ns before the rising edge of the 24th SCK
signal (Spec 94) or the current register data value may not be transferred to the output latch (VOUT) before
the register is overwritten with the new value.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com