PIMXRT516SCVM5A datasheet(63/124 Pages) NXP

63 / 124 page

Electrical characteristics

i.MX RT1160 Crossover Processors Data Sheet for Extended Industrial Products, Rev. 0, 04/2021

NXP Semiconductors

Figure 24. FlexSPI input timing in DDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (case B2)

4.5.2.2

FlexSPI output/write timing

The following sections describe output signal timing for the FlexSPI controller including control signals

and data outputs.

4.5.2.2.1

SDR mode

NOTE

TCSS and TCSH are configured by the FlexSPIn_FLSHAxCR1 register, the

default values are shown above. Please refer to the i.MXRT1160 Reference

Manual (IMXRT1160RM) for more details.

Table 57. FlexSPI input timing in DDR mode where FlexSPIn_MCR0[RXCLKSRC] = 0x3 (case B2)

Symbol

Parameter

Min

Max

Unit

Frequency of operation

—

166

MHz

TSCKD - TSCKDQS

Time delta between TSCKD and TSCKDQS

-1

Table 58. FlexSPI output timing in SDR mode

Symbol

Parameter

Min

Max

Unit

Frequency of operation

—

1661

1 The actual maximum frequency supported is limited by the FlexSPIn_MCR0[RXCLKSRC] configuration used. Please refer to the FlexSPI SDR input timing

specifications.

MHz

Tck

SCK clock period

6.0

—

TDVO

Output data valid time

—

TDHO

Output data hold time

—

TCSS

Chip select output setup time

3 x TCK - 1

—

TCSH

Chip select output hold time

3 x TCK + 2

—

TSCKD

TSCK2DQS

SCK2

SIO[0:7]

DQS

SCK

PIMXRT516SCVM5A 数据表(PDF) 63 Page - NXP Semiconductors

PIMXRT516SCVM5A 数据表(HTML) 63 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载