ADA4255ACPZ-R7 datasheet(58/64 Pages) AD

部件名	ADA4255ACPZ-R7

功能描述	Zero Drift, High Voltage, Programmable Gain Instrumentation Amplifier with Charge Pump

PDF	64 Pages

Scroll/Zoom	100%

制造商	AD [Analog Devices]

网页	http://www.analog.com

标志

58 / 64 page

Data Sheet

ADA4255

analog.com

Rev. 0 | 58 of 64

ERROR CONFIGURATION REGISTER

(ERR_CFG) DETAILS

Table 27. ERR_CFG Register Details (Register 0x0D)

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Bit Name

ERR_LATCH_DIS

Reserved

ERR_DELAY[3:0]

Access

R/W

Reserved

R/W

Reset

Reserved

Bit 7, ERR_LATCH_DIS—Disable Error

Latching

By default, ERR_LATCH_DIS is cleared to 0 and error flags are

latched and require resetting. Setting ERR_LATCH_DIS to 1 makes

the errors appear transparently (nonlatching) on the respective out-

puts. When ERR_LATCH_DIS is set to 1, errors can be suppressed

for the time interval configured by the ERR_DELAY bits.

Bits[3:0], ERR_DELAY[3:0] —Error

Suppression Time

When ERR_LATCH_DIS is set to 1, ERR_DELAY determines the

number of clock cycles an error must remain present before the

error flag is tripped, which eliminates false trips due to noise and

transients.

Table 28. Error Flag Suppression Time

ERR_DELAY[3:0]

Clock Cycles (µs)

0x0

0x1

0x2

0x3

0x4

0x5

0x6

0x7

0x8

0x9

0xA

0xB

0xC

0xD

0xE

0xF

127

ADA4255ACPZ-R7 数据表(PDF) 58 Page - Analog Devices

ADA4255ACPZ-R7 数据表(HTML) 58 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

数据表下载

链接网址

ADA4255ACPZ-R7 数据表(PDF) 58 Page - Analog Devices

ADA4255ACPZ-R7 数据表(HTML) 58 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

数据表 下载

链接网址

数据表下载