| 数据搜索系统,热门电子元器件搜索 |
|
RFSA2113 数据表(PDF) 2 Page - Qorvo, Inc |
|
|
|||||||||||||||||||||||||||||
RFSA2113 数据表(HTML) 2 Page - Qorvo, Inc |
|
2 / 19 page ![]() RFSA2113 Wide Bandwidth Voltage Controlled Attenuator Data Sheet, September 2, 2016 | Subject to change without notice 2 of 19 www.qorvo.com ® Absolute Maximum Ratings Parameter Range / Value Units Exceeding these absolute maximum ratings during operation of this device may cause permanent damage. Device Voltage (VDD) −0.5 to +6 V SLOPE, VC, EN Pins −0.5 to +6 V RF Input Power (1) +23 dBm Storage Temperature −55 to +150 °C Junction Temperature ( Tj) +125 °C Notes: 1. Peak power of +29 dBm allowable when RMS power does not exceed +23 dBm. Recommended Operating Conditions Parameter Min Typ Max Units Electrical specifications are measured under bias, signal and temperature conditions as specified. Specifications are not guaranteed over all recommended operating conditions. Device Voltage (VDD) +3.0 +5.0 +5.5 V TCASE −40 +85 °C Electrical Specifications Parameter Conditions (1) Min Typ Max Units Operational Frequency Range 50 18000 MHz Minimum Insertion Loss 1 GHz 2 2.8 dB 10 GHz 3 4.5 18 GHz 4.5 Gain Control Range 1 GHz 32 34 dB 10 GHz 30 32 18 GHz 28 Gain vs. Temperature Peak to peak gain variation over temperature for fixed control voltage 1 dB Return Loss 15 dB Relative Phase Insertion phase at 15 dB attenuation relative to minimum insertion loss 14 °Degrees Input1dB Compression Point Peak power of +29 dBm allowable when RMS power does not exceed +23 dBm. *Not Production Tested +22 +29 dBm Input IP3 PIN + (IM3dBC / 2) +38 +45 dBm Input IP2 PIN + IM2dBC, IM2 is F1+F2 +75 dBm Input IH2 PIN + H2dBC, H2 is second harmonic +80 dBm Input IH3 PIN + (H3dBC / 2), H3 is third harmonic +50 dBm Device Current, IDD 2 3.5 mA Thermal Resistance, θjc Junction to case 175 °C/W Voltage Control Range, Positive Attenuation Slope +2.5 V control voltage is lowest insertion loss, SLOPE pin logic high 0 +2.5 V Voltage Control Range, Negative Attenuation Slope 0 V control voltage is lowest insertion loss, SLOPE pin logic low 0 +2.5 V Voltage Control Pin Current VC pin set to +2.5 V 1.2 µA SLOPE and EN Pins Logic Low +0.4 V SLOPE and EN Pins Logic High +1 V Settling Time 1 dB atten. change settling within 0.1 dB of final value. 2 µsec Notes: 1. Test conditions unless otherwise noted: VDD=+5 V, Temp.=+25 °C, 50 Ω system, Freq.=10 GHz. |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |