| 数据搜索系统,热门电子元器件搜索 |
|
VS6624 数据表(PDF) 90 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
VS6624 数据表(HTML) 90 Page - STMicroelectronics |
|
90 / 100 page ![]() Electrical characteristics VS6624 90/100 Rev 1 13.6 I²C slave interface VS6624 contains an I²C-type interface using two signals: a bidirectional serial data line (SDA) and an input-only serial clock line (SCL). See Host communication - I²C control interface for detailed description of protocol. Figure 32. Voltage level specification Table 48. Serial interface voltage levels(1) Symbol Parameter Standard Mode Fast Mode Unit Min. Max. Min. Max. VHYS Hysteresis of Schmitt Trigger Inputs VDD > 2 V VDD < 2V N/A N/A N/A N/A 0.05 VDD 0.1 VDD - - V V VOL1 VOL3 LOW level output voltage (open drain) at 3mA sink current VDD > 2 V VDD < 2V 0 N/A 0.4 N/A 0 0 0.4 0.2 VDD V V VOH HIGH level output voltage N/A N/A 0.8 VDD V tOF Output fall time from VIHmin to VILmax with a bus capacitance from 10 pF to 400 pF - 250 20+0.1Cb (2) 250 ns tSP Pulse width of spikes which must be suppressed by the input filter N/A N/A 0 50 ns 1. Maximum VIH = VDDmax + 0.5 V 2. Cb = capacitance of one bus line in pF VIH = 0.7 * VDD VIL = 0.3 * VDD VOH = 0.8 * VDD VOL = 0.2 * VDD Input voltage levels Output voltage levels |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |