数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

24CS512-E/SM 数据表(PDF) 10 Page - Microchip Technology

部件名 24CS512-E/SM
功能描述  512-Kbit, 3.4MHz I2C Serial EEPROM with 128-Bit Serial Number and Enhanced Software Write Protection
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

24CS512-E/SM 数据表(HTML) 10 Page - Microchip Technology

Back Button 24CS512-E/SM Datasheet HTML 6Page - Microchip Technology 24CS512-E/SM Datasheet HTML 7Page - Microchip Technology 24CS512-E/SM Datasheet HTML 8Page - Microchip Technology 24CS512-E/SM Datasheet HTML 9Page - Microchip Technology 24CS512-E/SM Datasheet HTML 10Page - Microchip Technology 24CS512-E/SM Datasheet HTML 11Page - Microchip Technology 24CS512-E/SM Datasheet HTML 12Page - Microchip Technology 24CS512-E/SM Datasheet HTML 13Page - Microchip Technology 24CS512-E/SM Datasheet HTML 14Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 66 page
background image
24CS512
DS20005769C-page 10
 2018-2021 Microchip Technology Inc.
3.3
Device Addressing
Communication with the 24CS512 begins with an 8-bit
device address byte, comprised of a 7-bit client
address and a Read/Write Select (R/W) bit. Since mul-
tiple client devices can reside on the serial bus, each
client device must have its own unique address so that
the host can access each device independently.
The 7-bit client address can be constructed in two
ways. Most communications utilize a 4-bit device type
identifier, followed by a 3-bit hardware client address.
Additionally, the 24CS512 can accept a reserved 7-bit
host code, which is then followed by a device type iden-
tifier and hardware client address. This 7-bit host code
enables access to different modes of operation within
the device.
The 24CS512 will respond to only specific device type
identifiers, as shown in Section 3.3.1 “Valid Device
Address Byte Inputs”.
The 3-bit hardware client address is comprised of bits
A2, A1 and A0. These bits can be used to expand the
address space by allowing up to eight devices with the
same device type identifiers on the bus. These hard-
ware client address bits must correlate with the logic
level on the corresponding hardwired device address
input pins, A2, A1 and A0.
The device will respond to all valid device address byte
combinations that it receives, except for cases where
the host code sequence specifically calls for no
response.
TABLE 3-1:
DEVICE ADDRESS BYTE STRUCTURE
Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0
4-Bit Device Type Identifier
3-Bit Hardware Client Address
Read/Write
Select
7-Bit Reserved Host Code



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com