数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ICS409 数据表(PDF) 3 Page - Integrated Circuit Systems

部件名 ICS409
功能描述  PC PERIPHERAL CLOCK
PDF  5 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ICST [Integrated Circuit Systems]
网页  http://www.icst.com
标志 ICST - Integrated Circuit Systems

ICS409 数据表(HTML) 3 Page - Integrated Circuit Systems

  ICS409 Datasheet HTML 1Page - Integrated Circuit Systems ICS409 Datasheet HTML 2Page - Integrated Circuit Systems ICS409 Datasheet HTML 3Page - Integrated Circuit Systems ICS409 Datasheet HTML 4Page - Integrated Circuit Systems ICS409 Datasheet HTML 5Page - Integrated Circuit Systems  
Zoom Inzoom in Zoom Outzoom out
 3 / 5 page
background image
PC PERIPHERAL CLOCK
MDS 409 C
3
Revision 111005
Integrated Circuit Systems l 525 Race Street, San Jose, CA 95126 l tel (408) 297-1201 l
www.icst.com
ICS409
load capacitance, each crystal capacitor would be 18
pF [(15-6) x 2] = 18.
PCB Layout Recommendations
For optimum device performance and lowest output
phase noise, the following guidelines should be
observed.
1) The 0.01µF decoupling capacitor should be mounted
on the component side of the board as close to the
VDD pin as possible. No vias should be used between
decoupling capacitor and VDD pin. The PCB trace to
VDD pin should be kept as short as possible, as should
the PCB trace to the ground via.
2) The external crystal should be mounted just next to
the device with short traces. The X1 and X2 traces
should not be routed next to each other with minimum
spaces, instead they should be separated and away
from other traces.
3) To minimize EMI the 33
Ω series termination resistor,
if needed, should be placed close to the clock output.
4) An optimum layout is one with all components on the
same side of the board, minimizing vias through other
signal layers. Other signal traces should be routed
away from the ICS409. This includes signal traces just
underneath the device, or on layers adjacent to the
ground plane layer used by the device.
Selection of 40M/80M Clock
The 40/80M output clock is selected by a soft pull-up or
pull-down on 40/80M pin (pin 5). A rising edge on
OE/LAT latches in the high or low level on pin 5 which
starts the appropriate frequency.
Absolute Maximum Ratings
Stresses above the ratings listed below can cause permanent damage to the ICS409. These ratings, which
are standard values for ICS commercially rated parts, are stress ratings only. Functional operation of the
device at these or any other conditions above those indicated in the operational sections of the
specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can
affect product reliability. Electrical parameters are guaranteed only over the recommended operating
temperature range.
Recommended Operation Conditions
DC Electrical CharacteristicsDC Electrical Characteristics (continued)
Item
Rating
Supply Voltage, VDD
7 V
All Inputs and Outputs
-0.5 V to VDD+0.5 V
Ambient Operating Temperature
0 to +70
°C
Storage Temperature
-65 to +150
°C
Junction Temperature
175
°C
Soldering Temperature
260
°C
Parameter
Min.
Typ.
Max.
Units
Ambient Operating Temperature
0
+70
°C
Power Supply Voltage (measured in respect to GND)
+3.00
+3.60
V



Html Pages

1 2 3 4 5


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com