| 数据搜索系统,热门电子元器件搜索 |
|
PCF2123 数据表(PDF) 12 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
PCF2123 数据表(HTML) 12 Page - NXP Semiconductors |
|
12 / 86 page ![]() NXP Semiconductors PCA2131 Nano-power highly accurate RTC with integrated quartz crystal for automotive applications Bit Symbol Value Description Reference 7 to 5 PWRMNG[2:0] see Table 22 control of the battery switch-over, battery low detection, and extra power fail detection functions Section 7.5 0 no timestamp when battery switch-over occurs 4 BTSE 1 time-stamped when battery switch-over occurs Section 7.12.4 0 no battery switch-over interrupt occurred 3 BF 1 flag set when battery switch-over occurs; flag must be cleared to clear interrupt Section 7.5.1 and Section 7.12.4 0 battery status ok; no battery low interrupt generated 2 BLF 1 battery status low; flag cannot be cleared by command, flag is automatically cleared when battery is replaced. Section 7.5.2 0 no interrupt generated from the battery flag (BF) 1 BIE 1 interrupt generated when BF is set Section 7.13.6 0 no interrupt generated from battery low flag (BLF) 0 BLIE 1 interrupt generated when BLF is set Section 7.13.7 Table 10. Control_3 - control and status register 3 (address 02h) bit description 7.2.4 Register Control_4 Bit 7 6 5 4 3 2 1 0 Symbol TSF1 TSF2 TSF3 TSF4 T T T T Reset value 0 0 0 0 0 0 0 0 Table 11. Control_4 - control and status register 4 (address 03h) bit allocation Bit Symbol Value Description Reference 0 no timestamp interrupt generated for pin TS1 7 TSF1 1 flag set when TS1 input is driven to ground; flag must be cleared to clear interrupt Section 7.12.1 0 no timestamp interrupt generated when pin TS2 6 TSF2 1 flag set when TS2 input is driven to ground; flag must be cleared to clear interrupt Section 7.12.1 0 no timestamp interrupt generated for pin TS3 5 TSF3 1 flag set when TS3 input is driven to ground; flag must be cleared to clear interrupt Section 7.12.1 0 no timestamp interrupt generated when pin TS4 4 TSF4 1 flag set when TS4 input is driven to ground; flag must be cleared to clear interrupt Section 7.12.1 3 T 0 Unused Table 12. Control_4 - control and status register 4 (address 03h) bit description PCA2131 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2021. All rights reserved. Product data sheet Rev. 1.0 — 26 July 2021 12 / 86 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |