ICS1893BKILF datasheet(25/133 Pages) ICST

25 / 133 page

Chapter 5 Interface Overviews

ICS1893BF, Rev. C, 9/29/05

September, 2005

ICS1893BF Data Sheet Rev. C - Release

5.2 Serial Management Interface

The ICS1893BF provides an ISO/IEC compliant, two-wire Serial Management Interface as part of its MAC

Interface. This Serial Management Interface is used to exchange control, status, and configuration

information between a Station Management entity (STA) and the physical layer device (PHY), that is, the

ICS1893BF.

The ISO/IEC standard also specifies a frame structure and protocol for this interface as well as a set of

Management Registers that provide the STA with access to a PHY such as the ICS1893BF. A Serial

Management Interface is comprised of two signals: a bi-directional data pin (MDIO) along with an

associated input pin for a clock (MDC). The clock is used to synchronize all data transfers between the

ICS1893BF and the STA.

In addition to the ISO/IEC defined registers, the ICS1893BF provides several extended status and control

registers to provide more refined control of the MII and MDI interfaces. For example, the QuickPoll Detailed

Status Register provides the ability to acquire the most-important status functions with a single MDIO read.

Note: In the ICS1893BF, the MDIO and MDC pins remain active for all the MAC Interface modes (that is,

10M MII, 100M MII, 100M Symbol, and 10M Serial).

5.3 Twisted-Pair Interface

For the twisted-pair interface, the ICS1893BF uses 1:1 ratio transformers for both transmit and receive.

Better operation results from using a split ground plane through the transformer. In this case:

• The RJ-45 transformer windings must be on the chassis ground plane along with the Bob Smith

termination.

• The ICS1893BF system ground plane must include the ICS1893BF-side transformer windings along with

the 61.9

Ω resistors and the 120-nH inductor.

• The transformer provides the isolation with one set of windings on one ground plane and another set of

windings on the second ground plane.

5.3.1 Twisted-Pair Transmitter

The twisted-pair transmitter driver uses an H-bridge configuration. ICS transformer requirements:

• Turns Ratio 1:1

• Chokes may be used on chip or cable side or both sides

• No power connections to the transformer. Transformer power is supplied by the ICS1893BF

• MIDCOM 7090-37 or equivalent symetrical magnetics are used

Figure 5-1 shows the design for the ICS1893BF twisted-pair interface.

• Two 61.9Ω 1% resistors are in series, with a 120-nH 5% inductor between them. These components

form a network that connects across both pairs of twisted pairs A and B.

• The center taps on the chip side are each bypassed to VSS with a 0.1uf capacitor. Do not connect the

chip side center taps together (use separate bypass capacitors). The ICS1893BF biases the selected

transmit pair and receive pair differently based on assigned function.

• Both twisted pairs A and B have an assigned plus and minus.

Note:

1. Keep all TX traces as short as possible.

2. When longer board twisted pair traces are used, 50

Ω-characteristic board trace impedance is

desirable.

ICS1893BKILF 数据表(PDF) 25 Page - Integrated Circuit Systems

ICS1893BKILF 数据表(HTML) 25 Page - Integrated Circuit Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载