USB5826CSLASHKD datasheet(32/66 Pages) MICROCHIP

32 / 66 page

USB5826

DS00002239E-page 32



2016-2021 Microchip Technology Inc.

8.1.3

INTERNAL USB 3.1 GEN 1 MULTIPLEXER, “TYPE-C CONTROL MODE 2”

“Type-C Control Mode 2” is enabled by setting the

ALT_MUX_EN signal high. While in “Type-C Control Mode 2”, the

ATTACH_MUX[1:2]A and ATTACH_MUX[1:2]B pins are used to signal to the hub when a valid USB Type-C connec-

tion has been detected and in what orientation the connection has been detected. This functionality requires an external

USB Type-C controller (this mode not directly supported by UTC2000) to monitor the USB Type-C receptacle for a valid

attach. These signal are used to enable/disable the USB 3.1 Gen 1 PHYs appropriately according to the detected Type-

C attach and orientation. Unused USB 3.1 Gen 1 PHYs are disabled to conserve power.

The polarity of the

ATTACH_MUX[1:2]A pins and ATTACH_MUX[1:2]B are controlled by the CC_POL pin. See

Table 3-6 for details.

A diagram of a USB Type-C Downstream Facing Port with internal multiplexer operating in “Type-C Control Mode 2”

with the USB5826 is shown in Figure 8-4.

FIGURE 8-3:

DFP TYPE-C PORT WITH MICROCHIP UTC2000 & INTERNAL MUX (MODE 1)

USB Type-C®

Internal Mux

Downstream Port

VBUS

SSTXA+

SSTXA-

SSRXA+

SSRXA-

SSTXB+

SSTXB-

SSRXB+

SSRXB-

D+

D-

CC1

CC2

GENERIC

PORT PWR

CTLR

POWER

OCS

SSTXA+

SSTXA-

SSRXA+

SSRXA-

SSTXB+

SSTXB-

SSRXB+

SSRXB-

D+

D-

PRTCTL

USB Type-C

Control Mode 1

UTC2000

UFP Mode

ENABLE

OCS#

PLUG_OR#

PPC_EN

CC1

CC2

C_ATTACH

ALT_MUX_EN

CC_POL

3.3V

USB5826C/KD 数据表(PDF) 32 Page - Microchip Technology

USB5826C/KD 数据表(HTML) 32 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

数据表下载