数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SC23136DL-70BS10 数据表(PDF) 9 Page - OKI electronic componets

部件名 SC23136DL-70BS10
功能描述  1,048,576-word x 36-bit DYNAMIC RAM MODULE : FAST PAGE MODE TYPE
PDF  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  OKI [OKI electronic componets]
网页  http://www.oki.com
标志 OKI - OKI electronic componets

SC23136DL-70BS10 数据表(HTML) 9 Page - OKI electronic componets

  SC23136DL-70BS10 Datasheet HTML 1Page - OKI electronic componets SC23136DL-70BS10 Datasheet HTML 2Page - OKI electronic componets SC23136DL-70BS10 Datasheet HTML 3Page - OKI electronic componets SC23136DL-70BS10 Datasheet HTML 4Page - OKI electronic componets SC23136DL-70BS10 Datasheet HTML 5Page - OKI electronic componets SC23136DL-70BS10 Datasheet HTML 6Page - OKI electronic componets SC23136DL-70BS10 Datasheet HTML 7Page - OKI electronic componets SC23136DL-70BS10 Datasheet HTML 8Page - OKI electronic componets SC23136DL-70BS10 Datasheet HTML 9Page - OKI electronic componets  
Zoom Inzoom in Zoom Outzoom out
 9 / 9 page
background image
Semiconductor
MSC23136D/DL
Notes: 1. A start-up delay of 200µs is required after power-up, followed by a minimum of eight initialization cycles
(/RAS only refresh or /CAS before /RAS refresh) before proper device operation is achieved.
2. The AC characteristics assumes tT = 5ns.
3. VIH(Min.) and VIL(Max.) are reference levels for measuring input timing signals. Transition time (tT) are
measured between VIH and VIL.
4. This parameter is measured with a load circuit equivalent to 2TTL loads and 100pF.
5. Operation within the tRCD(Max.) limit ensures that tRAC(Max.) can be met.
tRCD(Max.) is specified as a reference point only. If tRCD is greater than the specified tRCD(Max.) limit, then
the access time is controlled by tCAC.
6. Operation within the tRAD(Max.) limit ensures that tRAC(Max.) can be met.
tRAD(Max.) is specified as a reference point only. If tRAD is greater than the specified tRAD(Max.) limit, then
the access time is controlled by tAA.
7. tOFF(Max.) define the time at which the output achieves the open circuit condition and are not referenced
to output voltage levels.
8. tRCH or tRRH must be satisfied for a read cycle.
9. The test mode is initiated by performing a /WE and /CAS before /RAS refresh cycle. This mode is
latched and remains in effect until the exit cycle is generated. The test mode specified in this data sheet
is a 2-bit parallel test function. CA0 is not used. In a read cycle, if all internal bits are equal, the DQ pin
will indicate a high level. If any internal bits are not equal, the DQ pin will indicate a low level.
The test mode is cleared and the memory device returned to its normal operating state by a /RAS only
refresh or /CAS before /RAS refresh cycle.
10. In a test mode read cycle, the value of access time parameters is delayed for 5ns for the specified value.
These parameters should be specified in test mode cycle by adding the above value to the specified
value in this data sheet.



Html Pages

1 2 3 4 5 6 7 8 9


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com