MPC8544EBVTALGA datasheet(28/117 Pages) NXP

28 / 117 page

MPC8544E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 8

Freescale Semiconductor

Enhanced Three-Speed Ethernet (eTSEC), MII Management

8.4

SGMII AC Timing Specifications

This section describes the SGMII transmit and receive AC timing specifications. Transmitter and receiver

characteristics are measured at the transmitter outputs (SD2_TX[n] and SD2_TX[n]) or at the receiver

inputs (SD2_RX[n] and SD2_RX[n]) as depicted in Figure 10, respectively.

8.4.1

SGMII Transmit AC Timing Specifications

Table 26 provides the SGMII transmit AC timing targets. A source synchronous clock is not provided.

Input differential voltage

LSTS = 0

Vrx_diffpp

100

—

1200

2, 4

LSTS = 1

175

—

Loss of signal threshold

LSTS = 0

Vlos

—

100

3, 4

LSTS = 1

—

175

Input AC common mode voltage

Vcm_acpp

——

100

Receiver differential input impedance

Zrx_diff

—

120

—

Receiver common mode input impedance

Zrx_cm

—

Common mode input voltage

Vcm

xcorevss

—

xcorevss

Notes:

1. Input must be externally AC-coupled.

2. VRX_DIFFp-p is also referred to as peak-to-peak input differential voltage

3. The concept of this parameter is equivalent to the electrical idle detect threshold parameter in PCI Express. Refer to

Section 17.4.3, “Differential Receiver (RX) Input Specifications,” for further explanation.

4. The LSTS shown in this table refers to the LSTSCD bit field of MPC8544E SerDes 2 control register 1.

5. VCM_ACp-p is also referred to as peak-to-peak AC common mode voltage.

6. On-chip termination to SGND_SRDS2 (xcorevss).

Table 26. SGMII Transmit AC Timing Specifications

At recommended operating conditions with XVDD_SRDS2 = 1.0 V ± 5%.

Parameter

Symbol

Min

Typ

Max

Unit

Notes

Deterministic jitter

—

0.17

UI p-p

—

Total jitter

—

0.35

UI p-p

—

Unit interval

799.92

800

800.08

VOD fall time (80%–20%)

tfall

—

120

—

VOD rise time (20%–80%)

trise

—

120

—

Notes;

1. Source synchronous clock is not supported.

2. Each UI value is 800 ps ± 100 ppm.

Table 25. DC Receiver Electrical Characteristics (continued)

Parameter

Symbol

Min

Typ

Max

Unit

Notes

MPC8544EBVTALGA 数据表(PDF) 28 Page - NXP Semiconductors

MPC8544EBVTALGA 数据表(HTML) 28 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载