数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

USB7016T/KDX 数据表(PDF) 14 Page - Microchip Technology

部件名 USB7016T/KDX
功能描述  6-Port USB 3.2 Gen 1 Type-C짰 Controller Hub
PDF  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

USB7016T/KDX 数据表(HTML) 14 Page - Microchip Technology

Back Button USB7016T/KDX Datasheet HTML 10Page - Microchip Technology USB7016T/KDX Datasheet HTML 11Page - Microchip Technology USB7016T/KDX Datasheet HTML 12Page - Microchip Technology USB7016T/KDX Datasheet HTML 13Page - Microchip Technology USB7016T/KDX Datasheet HTML 14Page - Microchip Technology USB7016T/KDX Datasheet HTML 15Page - Microchip Technology USB7016T/KDX Datasheet HTML 16Page - Microchip Technology USB7016T/KDX Datasheet HTML 17Page - Microchip Technology USB7016T/KDX Datasheet HTML 18Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 59 page
background image
USB7016
DS00003740A-page 14
2021 Microchip Technology Inc.
Downstream
Port 1 Type-C
CC2
DP1_CC2
I/O12
Used for Type-C attach and orientation
detection on Port 1. Includes configurable
Rp/Ra selection. Connect this pin directly to
the CC2 pin of the respective Type-C con-
nector.
Note 3-5
If unused: Weak pull-down
to GND. This pin may only
be left unused if Port 1 is
disabled or reconfigured to
operate in legacy Type-A
mod e
thro ug h
hu b
configuration.
Note 3-5
Upstream
Voltage Monitor
VBUS_MON_UP
I/O12
Used to detect VBUS on the upstream port.
Externally, VBUS can be as high as 5.25 V,
which can be damaging to this pin. The
amplitude of VBUS must be reduced by a
voltage divider. The recommended voltage
divider is shown below. 1% tolerance resis-
tors are recommended.
Note:
For embedded host applications,
this pin should be controlled by
an I/O on the host processor to a
2.68V logic level.
Mandatory
Note 3-8
Miscellaneous
Programmable
Function Pins
PF[31:3]
I/O12
Programmable function pins.
Note 3-6
If unused: depends on the
configured pin function.
Refer to Section 3.3.4,
PF[31:3] Configuration
(CFG_STRAP[2:1])
Note 3-6
Test 1
TEST1
A
Test 1 pin.
This signal is used for test purposes and
must always be pulled-up to 3.3V via a 10
kresistor.
Pull to 3.3V
through a
10 k
resistor
Test 2
TEST2
A
Test 2 pin.
This signal is used for test purposes and
must always be pulled-up to 3.3V or GND
via a 10 kresistor.
Pull to 3.3V
or GND
through a
10 k
resistor
TABLE 3-1:
PIN DESCRIPTIONS (CONTINUED)
Name
Symbol
Buffer
Type
Description
If Unused
VBUS_UP
43K
VBUS_MON_UP



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com