数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

74HC240 数据表(PDF) 3 Page - Silicon Supplies

部件名 74HC240
功能描述  High Speed CMOS Logic
PDF  6 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SS [Silicon Supplies]
网页  https://siliconsupplies.com/
标志 SS - Silicon Supplies

74HC240 数据表(HTML) 3 Page - Silicon Supplies

  74HC240 Datasheet HTML 1Page - Silicon Supplies 74HC240 Datasheet HTML 2Page - Silicon Supplies 74HC240 Datasheet HTML 3Page - Silicon Supplies 74HC240 Datasheet HTML 4Page - Silicon Supplies 74HC240 Datasheet HTML 5Page - Silicon Supplies 74HC240 Datasheet HTML 6Page - Silicon Supplies  
Zoom Inzoom in Zoom Outzoom out
 3 / 6 page
background image
Page 3 of 6
www.siliconsupplies.com
PARAMETER
SYMBOL
MIN
MAX
UNITS
DC Supply Voltage
VCC
2
6
V
DC Input or Output Voltage
VIN ,VOUT
0
VCC
V
Operating Temperature Range
TJ
-40
+85
°C
VCC = 4.5V
0
1000
VCC = 5.5V
0
500
Input Rise or Fall rate
VCC = 6.0V
tr, tf
0
400
ns
Recommended Operating Conditions3 (Voltages referenced to GND)
Absolute Maximum Ratings1
PARAMETER
SYMBOL
VALUE
UNIT
DC Supply Voltage (Referenced to GND)
VCC
-0.5 to +7.0
V
DC Input Voltage (Referenced to GND)
VIN
-0.5 to VCC +0.5
V
DC Output Voltage (Referenced to GND)
VOUT
-0.5 to VCC +0.5
V
DC Input Current, per pin
IIN
±20
mA
DC Output Current, per pin
IOUT
±35
mA
DC VCC or GND Current, per pin
ICC
±75
mA
Power Dissipation in Still Air
2
PD
750
mW
Storage Temperature Range
TSTG
-65 to 150
°C
High Speed CMOS Logic – 74HC240
Rev 1.1
30/11/21
1. Operation above the absolute maximum rating may cause device failure. Operation at the absolute maximum ratings, for extended periods, may
reduce device reliability. 2. Measured in plastic DIP package, results in die form are dependent on die attach and assembly method.
Pad Descriptions
ADDRESS INPUTS
1A1, 1A2, 1A3, 1A4, 2A1, 2A2, 2A3, 2A4
(Pads 2, 4, 6, 8, 11, 13, 15, 17)
Data input pins. Data on these pins appear in inverted form on the corresponding Y outputs, when the outputs are enabled.
CONTROL INPUTS
1OE, 2OE (Pads 1, 19)
Output enables (active–low). When a low level is applied to these pins, the outputs are enabled and the devices function as inverters.
When a high level is applied, the outputs assume the high impedance state.
OUTPUTS
1Y1, 1Y2, 1Y3, 1Y4, 2Y1, 2Y2, 2Y3, 2Y4
(Pads 18, 16, 14, 12, 9, 7, 5, 3)
Device outputs. Depending upon the state of the output enable pins, these outputs are either inverting outputs or high–impedance
outputs.
3. This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be
taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, VIN and VOUT
should be constrained to the range GND ≤ (VIN or VOUT) ≤ VCC. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either
GND or VCC). Unused outputs must be left open.



Html Pages

1 2 3 4 5 6


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com