| 数据搜索系统,热门电子元器件搜索 |
|
TPS7A0233DBVR 数据表(PDF) 28 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TPS7A0233DBVR 数据表(HTML) 28 Page - Texas Instruments |
|
28 / 47 page ![]() C IN C OUT OUT IN GND EN A2 B2 A1 B1 Via COUT VOUT VIN GND PLANE CIN Represents via used for application specific connections 1 2 3 4 5 COUT VOUT VIN GND PLANE CIN Represents via used for application specific connections 1 2 3 4 28 TPS7A02 SBVS277B – JULY 2019 – REVISED MARCH 2020 www.ti.com Submit Documentation Feedback Copyright © 2019–2020, Texas Instruments Incorporated 10 Layout 10.1 Layout Guidelines • Place input and output capacitors as close to the device as possible. • Use copper planes for device connections to optimize thermal performance. • Place thermal vias around the device to distribute the heat. • Do not place a thermal via directly beneath the thermal pad of the DQN package. A via can wick solder or solder paste away from the thermal pad joint during the soldering process, leading to a compromised solder joint on the thermal pad. 10.2 Layout Examples Figure 63. Layout Example for the DQN Package Figure 64. Layout Example for the DBV Package Figure 65. Layout Example for the YCH Package |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |