数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PCF8536AT 数据表(PDF) 7 Page - NXP Semiconductors

部件名 PCF8536AT
功能描述  4 횞 40 LCD segment driver for Chip-On-Glass
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

PCF8536AT 数据表(HTML) 7 Page - NXP Semiconductors

Back Button PCF8536AT Datasheet HTML 3Page - NXP Semiconductors PCF8536AT Datasheet HTML 4Page - NXP Semiconductors PCF8536AT Datasheet HTML 5Page - NXP Semiconductors PCF8536AT Datasheet HTML 6Page - NXP Semiconductors PCF8536AT Datasheet HTML 7Page - NXP Semiconductors PCF8536AT Datasheet HTML 8Page - NXP Semiconductors PCF8536AT Datasheet HTML 9Page - NXP Semiconductors PCF8536AT Datasheet HTML 10Page - NXP Semiconductors PCF8536AT Datasheet HTML 11Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 48 page
background image
PCE85176AUG
All information provided in this document is subject to legal disclaimers.
© NXP Semiconductors N.V. 2015. All rights reserved.
Product data sheet
Rev. 1 — 12 January 2015
7 of 48
NXP Semiconductors
PCE85176AUG
4 × 40 LCD segment driver for Chip-On-Glass
7.1.5 Command: blink-select
The blink-select command allows configuring the blink mode and the blink frequency.
[1]
Normal blinking is assumed when the LCD multiplex drive modes 1:3 or 1:4 are selected.
[2]
Alternate RAM bank blinking does not apply in 1:3 and 1:4 multiplex drive modes.
7.2 Clock and frame frequency
7.2.1 Internal clock
The internal logic of the PCE85176AUG and its LCD drive signals are timed either by its
internal oscillator or by an external clock. The internal oscillator is enabled by connecting
pin OSC to pin VSS.
7.2.2 External clock
Pin CLK is enabled as an external clock input by connecting pin OSC to VDD.
Remark: A clock signal must always be supplied to the device; removing the clock may
freeze the LCD in a DC state, which is not suitable for the liquid crystal.
7.2.3 Timing
The PCE85176AUG timing controls the internal data flow of the device. This includes the
transfer of display data from the display RAM to the display segment outputs. The timing
also generates the LCD frame signal whose frequency is derived from the clock
frequency. The frame signal frequency is a fixed division of the clock frequency from either
the internal or an external clock:
Table 15.
Blink-select command bit allocation
Bit
7
6
5
4
3
2
1
0
Symbol
C
1
1
1
0
AB
BF[1:0]
Table 16.
Blink-select command bit description
See Section 7.2.4.
Bit
Symbol
Value
Description
7C
0, 1
see Table 6
6 to 3
-
1110
fixed value
2AB
blink mode selection
0
normal blinking[1]
1
alternate RAM bank blinking[2]
1 to 0
BF[1:0]
blink frequency selection (see Table 17)
00
off
01
1
10
2
11
3
f
fr
f
clk
24
-------
=



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com