数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADM6322C29ARJZ-R7 数据表(PDF) 10 Page - Analog Devices

部件名 ADM6322C29ARJZ-R7
功能描述  Supervisory Circuits with Watchdog and Manual Reset in 5-Lead SOT-23
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADM6322C29ARJZ-R7 数据表(HTML) 10 Page - Analog Devices

Back Button ADM6322C29ARJZ-R7 Datasheet HTML 6Page - Analog Devices ADM6322C29ARJZ-R7 Datasheet HTML 7Page - Analog Devices ADM6322C29ARJZ-R7 Datasheet HTML 8Page - Analog Devices ADM6322C29ARJZ-R7 Datasheet HTML 9Page - Analog Devices ADM6322C29ARJZ-R7 Datasheet HTML 10Page - Analog Devices ADM6322C29ARJZ-R7 Datasheet HTML 11Page - Analog Devices ADM6322C29ARJZ-R7 Datasheet HTML 12Page - Analog Devices ADM6322C29ARJZ-R7 Datasheet HTML 13Page - Analog Devices ADM6322C29ARJZ-R7 Datasheet HTML 14Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 10 / 14 page
background image
ADM6316/ADM6318/ADM6319/ADM6320/ADM6321/ADM6322
Data Sheet
Rev. J | Page 10 of 14
APPLICATIONS INFORMATION
WATCHDOG INPUT CURRENT
To minimize watchdog input current (and minimize overall power
consumption), leave WDI low for the majority of the watchdog
timeout period. When driven high, WDI can draw as much as
160 μA. Pulsing WDI low-to-high-to-low at a low duty cycle
reduces the effect of the large input current. When WDI is
unconnected, a window comparator disconnects the watchdog
timer from the reset output circuitry so that reset is not asserted
when the watchdog timer times out.
NEGATIVE GOING VCC TRANSIENTS
To avoid unnecessary resets caused by fast power supply transients,
the ADM6316/ADM6318/ADM6319/ADM6320/ADM6321/
ADM6322 are equipped with glitch rejection circuitry. The typical
performance characteristic in Figure 13 plots VCC transient du-
ration vs. the transient magnitude. The curves show combinations
of transient magnitude and duration for which a reset is not
generated for 4.63 V and 2.93 V reset threshold parts. For example,
with the 2.93 V threshold, a transient that goes 100 mV below
the threshold and lasts 8 μs typically does not cause a reset, but
if the transient is any larger in magnitude or duration, a reset is
generated. An optional 0.1 μF bypass capacitor mounted close to
VCC provides additional glitch rejection.
ENSURING RESET VALID TO VCC = 0 V
Both active low and active high reset outputs are guaranteed to
be valid for VCC as low as 1 V. However, by using an external resistor
with push-pull configured reset outputs, valid outputs for VCC as
low as 0 V are possible. For an active low reset output, a resistor
connected between RESET and ground pulls the output low when
it is unable to sink current. For the active high case, a resistor
connected between RESET and VCC pulls the output high when it
is unable to source current. A large resistance, such as 100 kΩ,
must be used so that it does not overload the reset output when
VCC is above 1 V.
ADM6316/
ADM6318/
ADM6319
VCC
RESET
100kΩ
ADM6318/
ADM6319/
ADM6321/
ADM6322
VCC
RESET
100kΩ
Figure 18. Ensuring Reset Valid to VCC = 0 V
WATCHDOG SOFTWARE CONSIDERATIONS
In implementing the microprocessor’s watchdog strobe code,
quickly switching WDI low to high and then high to low (mini-
mizing WDI high time) is desirable for current consumption
reasons. However, a more effective way of using the watchdog
function can be considered.
A low-to-high-to-low WDI pulse within a given subroutine
prevents the watchdog from timing out. However, if the sub-
routine becomes stuck in an infinite loop, the watchdog cannot
detect this because the subroutine continues to toggle WDI. A
more effective coding scheme for detecting this error involves
using a slightly longer watchdog timeout. In the program that
calls the subroutine, WDI is set high. The subroutine sets WDI
low when it is called. If the program executes without error, WDI
is toggled high and low with every loop of the program. If the
subroutine enters an infinite loop, WDI is kept low, the watchdog
times out, and the microprocessor is reset (see Figure 19).
START
SET WDI
HIGH
PROGRAM
CODE
SUBROUTINE
SET WDI
LOW
RETURN
INFINITE LOOP:
WATCHDOG
TIMES OUT
RESET
Figure 19. Watchdog Flow Diagram
RESET
RESET
WDI
I/O
MR
ADM6316
VCC
MICROPROCESSOR
Figure 20. Typical Application Circuit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com