| 数据搜索系统,热门电子元器件搜索 |
|
STLC30R81 数据表(PDF) 14 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STLC30R81 数据表(HTML) 14 Page - STMicroelectronics |
|
14 / 17 page ![]() STLC30R81 14/17 Note: All digital inputs are TTL compatible DIGITAL INTERFACE Symbol Parameter Test Condition Min. Typ. Max. Unit Inputs: D0, D1, D2, D3, CSIN Vih Input high voltage VDD = 3.3V 2 V Vil Input low voltage VDD = 3.3V 0.8 V Iih Input High current 30 µA Iil Input low current 10 µA Outputs: DET, GDK/AL Voh Input high voltage Iol = 0.1mA; CS = low 2 V Vol Input low voltage VDD = 3.3V 0.5 V POWER SUPPLY REJECTION Symbol Parameter Test Condition Min. Typ. Max. Unit PSRRC VCC to 2W port Vripple = 0.1 Vrms 50 to 4KHz 27 dB PSRRB VBAT to 2W port Vripple = 0.1 Vrms 50 to 4KHz 30 dB POWER CONSUMPTION Symbol Parameter Test Condition Min. Typ. Max. Unit ICC VCC H.I. feeding On-Hook (Open Line) 1.0 mA Stby On-Hook 3.5 mA Active On-Hook 6.0 mA Power Down 1.0 mA On-Hook Tx 6.0 mA IBAT1 VBAT1 supply current H.I. feeding On-Hook (Open Line) 100 µA Stby On-Hook 200 µA Active On-Hook 5.0 mA Power Down 100 µA On-Hook Tx 3.0 µA IBAT2 VBAT2 supply current H.I. feeding On-Hook (Open Line) 0.5 mA Stby On-Hook 2.5 mA Active On-Hook 0.5 mA Power Down 0.5 µA IDD VDD supply current Any operating mode 300 µA SINUSOIDAL RING Symbol Parameter Test Condition Min. Typ. Max. Unit Line Offset No Signal -3 +3 V Gain From Rx and Rg input Both differential and Single Ended 33 35 37 dB THD Vin 1Vpp / 1 REN 3 5 % |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |