数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADP5034AREZ-R7 数据表(PDF) 7 Page - Analog Devices

部件名 ADP5034AREZ-R7
功能描述  Dual 3 MHz, 1200 mA Buck Regulators with Two 300 mA LDOs
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADP5034AREZ-R7 数据表(HTML) 7 Page - Analog Devices

Back Button ADP5034AREZ-R7 Datasheet HTML 3Page - Analog Devices ADP5034AREZ-R7 Datasheet HTML 4Page - Analog Devices ADP5034AREZ-R7 Datasheet HTML 5Page - Analog Devices ADP5034AREZ-R7 Datasheet HTML 6Page - Analog Devices ADP5034AREZ-R7 Datasheet HTML 7Page - Analog Devices ADP5034AREZ-R7 Datasheet HTML 8Page - Analog Devices ADP5034AREZ-R7 Datasheet HTML 9Page - Analog Devices ADP5034AREZ-R7 Datasheet HTML 10Page - Analog Devices ADP5034AREZ-R7 Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 28 page
background image
Data Sheet
ADP5034
Rev. E | Page 7 of 28
ABSOLUTE MAXIMUM RATINGS
Table 6.
Parameter
Rating
AVIN to AGND
−0.3 V to +6 V
VIN1, VIN2 to AVIN
−0.3 V to +0.3 V
PGND1, PGND2 to AGND
−0.3 V to +0.3 V
VIN3, VIN4, VOUT1, VOUT2, FB1, FB2,
FB3, FB4, EN1, EN2, EN3, EN4, MODE
to AGND
−0.3 V to (AVIN + 0.3 V)
VOUT3 to AGND
−0.3 V to (VIN3 + 0.3 V)
VOUT4 to AGND
−0.3 V to (VIN4 + 0.3 V)
SW1 to PGND1
−0.3 V to (VIN1 + 0.3 V)
SW2 to PGND2
−0.3 V to (VIN2 + 0.3 V)
Storage Temperature Range
−65°C to +150°C
Operating Junction Temperature
Range
−40°C to +125°C
Soldering Conditions
JEDEC J-STD-020
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
For detailed information on power dissipation, see the Power
Dissipation and Thermal Considerations section.
THERMAL RESISTANCE
θJA is specified for the worst-case conditions, that is, a device
soldered in a circuit board for surface-mount packages.
Table 7. Thermal Resistance
Package Type
θJA
θJC
Unit
24-Lead, 0.5 mm pitch LFCSP
35
3
°C/W
28-Lead TSSOP
36
5
°C/W
ESD CAUTION



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com