数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

FS32K116LEX0MLFT 数据表(PDF) 39 Page - NXP Semiconductors

部件名 FS32K116LEX0MLFT
功能描述  Low-power Arm Cortex-M4F/M0 core with excellent energy efficiency
PDF  101 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

FS32K116LEX0MLFT 数据表(HTML) 39 Page - NXP Semiconductors

Back Button FS32K116LEX0MLFT Datasheet HTML 35Page - NXP Semiconductors FS32K116LEX0MLFT Datasheet HTML 36Page - NXP Semiconductors FS32K116LEX0MLFT Datasheet HTML 37Page - NXP Semiconductors FS32K116LEX0MLFT Datasheet HTML 38Page - NXP Semiconductors FS32K116LEX0MLFT Datasheet HTML 39Page - NXP Semiconductors FS32K116LEX0MLFT Datasheet HTML 40Page - NXP Semiconductors FS32K116LEX0MLFT Datasheet HTML 41Page - NXP Semiconductors FS32K116LEX0MLFT Datasheet HTML 42Page - NXP Semiconductors FS32K116LEX0MLFT Datasheet HTML 43Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 101 page
background image
Table 28. External System Oscillator frequency specifications
Symbol
Description
Min.
Typ.
Max.
Unit
Notes
S32K14x/
S32K14xW
S32K11x
S32K14x/
S32K14xW
S32K11x
S32K14x/
S32K14xW
S32K11x
fosc_hi
Oscillator crystal or resonator
frequency
4
40 1, 2
MHz
fec_extal
Input clock frequency (external clock
mode)
50
48
MHz
3, 2, 4
tdc_extal
Input clock duty cycle (external clock
mode)
48
50
52
%
3, 2, 4
tcst
Crystal Start-up Time
8 MHz low-gain mode (HGO=0)
1.5
ms
5
8 MHz high-gain mode (HGO=1)
2.5
40 MHz low-gain mode (HGO=0)
2
40 MHz high-gain mode (HGO=1)
2
1.
For an ideal clock of 40 MHz, if permitted by application requirements, an error of +/- 5% is supported with 50% duty cycle.
2.
(S32K14xW) At 40 MHz to 36 MHz when sourcing for ADC clock please use divider ADCn.ADC_CFG1[ADICLK] to ½ or lower for the specific ADC instance. This
will help achieve duty cycle requirement. For 36 MHz and 32 MHz 45-55% or better duty cycle to be maintained. For frequencies lower than 32 MHz, please
maintain duty cycle of 40-50% or better.
3.
S32K1xx : Frequencies below 40 MHz can be used for degraded duty cycle upto 40-60%. When using for ADC clock further restrictions apply. At 50 MHz to 45
MHz when sourcing for ADC clock please use divider ADCn.ADC_CFG1[ADICLK] to ½ or lower for the specific ADC instance. This will help achieve duty cycle
requirement. for 45 MHz and 41 MHz 45-55% or higher duty cycle should be maintained.
4.
(S32K14xW) The limits to source ADC clock are 40 MHz, so in cases the input clock is higher than 40 MHz, it cannot be used as a source of ADC clock.
5.
Proper PC board layout procedures must be followed to achieve specifications.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com