数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SP9840 数据表(PDF) 3 Page - Sipex Corporation

部件名 SP9840
功能描述  8-Bit Octal, 4-Quadrant Multiplying, BiCMOS DAC
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SIPEX [Sipex Corporation]
网页  http://www.sipex.com
标志 SIPEX - Sipex Corporation

SP9840 数据表(HTML) 3 Page - Sipex Corporation

  SP9840 Datasheet HTML 1Page - Sipex Corporation SP9840 Datasheet HTML 2Page - Sipex Corporation SP9840 Datasheet HTML 3Page - Sipex Corporation SP9840 Datasheet HTML 4Page - Sipex Corporation SP9840 Datasheet HTML 5Page - Sipex Corporation SP9840 Datasheet HTML 6Page - Sipex Corporation SP9840 Datasheet HTML 7Page - Sipex Corporation SP9840 Datasheet HTML 8Page - Sipex Corporation SP9840 Datasheet HTML 9Page - Sipex Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 10 page
background image
259
SPECIFICATIONS (continued)
V
DD = +5V, All VINX= +0V, VREFL = 1.625, TA = 25° C for commercial–grade parts;
T
MIN ≤ TA =
T
MAX for industrial–grade parts; specifications apply to all
DAC's unless noted otherwise.)
PARAMETER
MIN.
TYP.
MAX.
UNIT
CONDITIONS
DAC OUTPUTS
Voltage Range
0
V
DD – 1.5
V
R
L = 5kΩ, VDD = 4.75V
Output Current
±10
±15
mA
Note 7
Capacitive Load
47,000
pF
No Oscillation
DIGITAL OUTPUT
Logic High
3.5
V
I
OH = –0.4mA
Logic Low
0.4
V
I
OL = 1.5mA
POWER REQUIREMENTS
Power Supply Range
4.75
5.00
5.25
V
To rated specifications
Positive Supply Current
14
mA
PR = LOW
Power Dissipation
70
mW
PR = LOW
ENVIRONMENTAL AND MECHANICAL
Operating Temperature Range
Commercial
0
+70
°C
Industrial
–40
+85
°C
Storage Temperature Range
–65
+150
°C
Package
SP9840N
24–pin, 0.3" Plastic DIP
SP9840S
24–pin 0.3" SOIC
SP9843S
20–pin, 0.3" SOIC
Note 8
Notes:
1.
Code dependent
2.
All V
IN(x) = GND; D = 55H
3.
Offset binary refers to the output voltage with respect to the signal ground at V
REFL. For a positive
V
IN(x), the output will increase from negative fullscale to VREFL to positive (fullscale–1 LSB) as the
input code is incremented from 0 to 128 to 255. Note that when V
IN(x) is tied to ground and VREFL is
driven to +1.625V, as in the production tests above, then the resulting DC at V
OUT(x) will decrease
from +2V
REFL to VREFL/128 as the code is increased from 00H to FFH, due to the VIN(x) input being tied
negative with respect to V
REFL.
4.
The op amp limits linearity for V
OUT <100mV. When VIN(x) is driven above ground such that the
output voltage remains above 100mV, then the linearity specifications apply to all codes. For
V
REFL=1.625V, and VIN(x)=GND, codes 248 through 255 are not included in differential or integral
linearity tests. Integral and differential linearity are computed with respect to the best fit straight line
through codes 0 through 248.
5.
SP9840 is measured between adjacent channels, F=100kHz. SP9843 is measured between
adjacent pairs, F=100kHz.
6.
SP9843 only; measured between channels with shared input; D = 7F
H to 80H
7.
∆V
OUT < 10mV, VREFL
= 1.625V, PR = LOW.
8.
For plastic DIP, consult factory



Html Pages

1 2 3 4 5 6 7 8 9 10


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com