数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

USB5742/2G 数据表(PDF) 14 Page - Microchip Technology

部件名 USB5742/2G
功能描述  2-Port SS/HS USB Controller Hub
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

USB5742/2G 数据表(HTML) 14 Page - Microchip Technology

Back Button USB5742/2G Datasheet HTML 10Page - Microchip Technology USB5742/2G Datasheet HTML 11Page - Microchip Technology USB5742/2G Datasheet HTML 12Page - Microchip Technology USB5742/2G Datasheet HTML 13Page - Microchip Technology USB5742/2G Datasheet HTML 14Page - Microchip Technology USB5742/2G Datasheet HTML 15Page - Microchip Technology USB5742/2G Datasheet HTML 16Page - Microchip Technology USB5742/2G Datasheet HTML 17Page - Microchip Technology USB5742/2G Datasheet HTML 18Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 48 page
background image
USB5742
DS00002016G-page 14
 2022 Microchip Technology Inc. and its subsidiaries
TABLE 3-7:
MISCELLANEOUS PIN DESCRIPTIONS
Num
Pins
Symbol
Buffer
Type
Description
1
RESET_N
IS
The RESET_N pin puts the device into Reset Mode.
1
XTALI
ICLK
External 25 MHz crystal input
CLK_IN
ICLK
External reference clock input.
The device may alternatively be driven by a single-ended clock oscil-
lator. When this method is used, XTALO should be left unconnected.
1
XTALO
OCLK
External 25 MHz crystal output
1
RBIAS
AI
A 12.0 k
 (+/- 1%) resistor is attached from ground to this pin to set
the transceiver’s internal bias settings.
1
ATEST
AI
Analog test pin.
This signal is used for test purposes and must always be connected to
ground.
1
GPIO19
I/O6
General purpose input/output 19.
1
GPIO20
I/O6
General purpose input/output 20.
GANG_PWR
I
(PU)
When pulled high enables gang mode. Gang power pin when used in
gang mode.
12
NC
-
No Connect. These pins must be left unconnected for proper opera-
tion.
TABLE 3-8:
POWER AND GROUND PIN DESCRIPTIONS
Num
Pins
Symbol
Buffer
Type
Description
4
VDD33
P
+3.3 V power and internal regulator input
Refer to Section 4.1, "Power Connections" for power connection infor-
mation.
8
VDD12
P
+1.2 V core power
Refer to Section 4.1, "Power Connections" for power connection infor-
mation.
Pad
VSS
P
Common ground.
This exposed pad must be connected to the ground plane with a via
array.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com