数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

STR730FZ1T7 数据表(PDF) 33 Page - STMicroelectronics

部件名 STR730FZ1T7
功能描述  ARM7TDMI-TM 32-bit MCU with Flash, 3X CAN, 4 UARTs, 20 timers, ADC, 12 comm. interfaces
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STR730FZ1T7 数据表(HTML) 33 Page - STMicroelectronics

Back Button STR730FZ1T7 Datasheet HTML 29Page - STMicroelectronics STR730FZ1T7 Datasheet HTML 30Page - STMicroelectronics STR730FZ1T7 Datasheet HTML 31Page - STMicroelectronics STR730FZ1T7 Datasheet HTML 32Page - STMicroelectronics STR730FZ1T7 Datasheet HTML 33Page - STMicroelectronics STR730FZ1T7 Datasheet HTML 34Page - STMicroelectronics STR730FZ1T7 Datasheet HTML 35Page - STMicroelectronics STR730FZ1T7 Datasheet HTML 36Page - STMicroelectronics STR730FZ1T7 Datasheet HTML 37Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 40 page
background image
STR73xF
Electrical characteristics
33/40
3.11
ADC electrical characteristics
VDD = 5V ± 10%, TA = -40 / +105°C, unless otherwise specified.
Table 15.
ADC electrical characteristics
Symbol
Parameter
Conditions
Value
Unit
Min
Typ
Max
VSSA
Analog Reference
Ground
VSS
VSS
V
VDDA
Analog Reference
Voltage
4.5(1)
1.
VDDA can be tied to ground when A/D converter is not in use: however extra consumption (around 200 uA)
on main VDD will occur due to internal analog circuitry not being completely turned off: so, it is
recommended to keep VDDA at VDD level even when not in use.
VDD+0.1
V
VAINX
(2)
2.
VAINx may exceed VSSA and VDDA limits, remaining within absolute maximum ratings, but the results of
the conversion will be clamped respectively to 0x000 or 0x3FF.
Analog Input voltage
VSSA
VDDA
V
fADC
10
MHz
CAIN
ADC Input Capacitance
Not sampling
Sampling
3
6
pF
tS
(3)
3.
During the sample time the input capacitance CAIN can be charged/discharged by the external source.
The internal resistance of the analog source must allow the capacitance to reach its final voltage level
within tS. After the end of the sample time tS, changes to the analog input voltage have no effect on the
conversion result. Values for the sample clock tS depend on programming.
Sample time
10 MHz fADC
1
µs
tC
(4)
4.
This parameter includes the sample time tS, the time for determining the digital result and the time for
loading the result register with the conversion result.
Conversion time
10 MHz fADC
3
µs
RASRC
Internal resistance of
analog source
1
k
Ω
IINJ
Input current Injection
Current injection on
one ADC input,
different from the
converted one
-10
10
mA
|ET|
Total Unadjusted Error
No current injection
-2
+2
LSB
Current injection on
adjacent channel
-7
+7
LSB



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com