USB5826CSLASHKD datasheet(31/66 Pages) MICROCHIP

31 / 66 page



2022 Microchip Technology Inc. and its subsidiaries

DS00003187C-page 31

USB5826C

8.1.2

INTERNAL USB3.1 GEN 1 MULTIPLEXER, “TYPE-C CONTROL MODE 1”

“Type-C Control Mode 1” is enabled by setting the

ALT_MUX_EN signal low or leaving it floating. While in “Type-C Con-

trol Mode 1”, the

C_ATTACH[1:2] and AB[1:2] pins are used together to signal to the hub when a valid USB Type-C

connection has been detected and in what orientation the connection has been detected. This functionality requires an

external USB Type-C controller such as a Microchip UTC2000 to monitor the USB Type-C receptacle for a valid attach.

These signal are used to enable/disable the USB 3.1 Gen 1 PHYs appropriately according to the detected Type-C attach

and orientation. Unused USB 3.1 Gen 1 PHYs are disabled to conserve power.

The polarity of the

C_ATTACH[1:2] pins and AB[1:2] are controlled by the CC_POL pin. See Table 3-6 for details.

A diagram of a USB Type-C Downstream Facing Port with the USB5826C, Microchip UTC2000, and internal multiplexer

operating in “Type-C Control Mode 1” is shown in Figure 8-3.

FIGURE 8-2:

UFP TYPE-C PORT WITH MICROCHIP UTC2000 & EXTERNAL MUX

UTC2000

UFP Mode

USB Type-C

External Mux

Upstream Port

VBUS

SSTXA+

SSTXA-

SSRXA+

SSRXA-

SSTXB+

SSTXB-

SSRXB+

SSRXB-

D+

D-

CC1

CC2

CC1

CC2

CONNECTED#

MUX

VBUS_DET

SSTX+

SSTX-

SSRX+

SSRX-

D+

D-

C_ATTACH0

SSTXA+

SSTXA-

SSRXA+

SSRXA-

SSTXB+

SSTXB-

SSRXB+

SSRXB-

SSTX+

SSTX-

SSRX+

SSRX-

USB Type-C

3.3V

PLUG_

ORIENTATION#

A/B

USB5826C/KD 数据表(PDF) 31 Page - Microchip Technology

USB5826C/KD 数据表(HTML) 31 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

数据表下载