数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AFE7900IALK 数据表(PDF) 21 Page - Texas Instruments

Click here to check the latest version.
部件名 AFE7900IALK
功能描述  AFE7900 4T6R RF Sampling AFE with 12 GSPS DACs and 3 GSPS ADCs
PDF  157 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

AFE7900IALK 数据表(HTML) 21 Page - Texas Instruments

Back Button AFE7900IALK Datasheet HTML 17Page - Texas Instruments AFE7900IALK Datasheet HTML 18Page - Texas Instruments AFE7900IALK Datasheet HTML 19Page - Texas Instruments AFE7900IALK Datasheet HTML 20Page - Texas Instruments AFE7900IALK Datasheet HTML 21Page - Texas Instruments AFE7900IALK Datasheet HTML 22Page - Texas Instruments AFE7900IALK Datasheet HTML 23Page - Texas Instruments AFE7900IALK Datasheet HTML 24Page - Texas Instruments AFE7900IALK Datasheet HTML 25Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 157 page
background image
6.7 PLL/VCO/Clock Electrical Characteristics
Typical values at TA = +25°C, full temperature range is TA,MIN = -40°C to TJ,MAX = +110°C; Reference clock input frequency
491.52MHz (unless otherwise noted), fDAC = fVCO, fOUT = fDAC/4, normalized to fVCO.
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
fVCO1
VCO1 min frequency
7.2
GHz
VCO1 max frequency
7.68
GHz
fVCO2
VCO2 min frequency
8.848
GHz
VCO2 max frequency
9.216
GHz
fVCO3
VCO3 min frequency
9.8304
GHz
VCO3 max frequency
10.24
GHz
fVCO4
VCO4 min frequency
11.7965
GHz
VCO4 max frequency
12.288
GHz
DIVDAC
DAC sample rate divider
1, 2 or 3
DIVFBADC
ADC sample rate divider from DAC
sample rate
1, 2, 3,
4, 6 or 8
DIVRXADC
ADC sample rate divider
1, 2, 3,
4, 6 or 8
PNVCO
Closed Loop Phase Noise FPLL =
11.79848 GHz FREF=491.52MHz
600kHz
-113
dBc/Hz
800kHz
-116
dBc/Hz
1MHz
-119
dBc/Hz
1.8MHz
-125
dBc/Hz
5MHz
-133
dBc/Hz
50MHz
–141
dBc/Hz
Closed Loop Phase Noise
FPLL=8.84736 GHz FREF=491.52MHz
600kHz
-114
dBc/Hz
800kHz
–118
dBc/Hz
1MHz
–120
dBc/Hz
1.8MHz
–127
dBc/Hz
5MHz
–135
dBc/Hz
50MHz
–142
dBc/Hz
Closed Loop Phase Noise FPLL= 9.8403
GHz FREF=491.52MHz
600kHz
–113
dBc/Hz
800kHz
–116
dBc/Hz
1MHz
–119
dBc/Hz
1.8MHz
–125
dBc/Hz
5MHz
–134
dBc/Hz
50MHz
–140
dBc/Hz
Closed Loop Phase Noise FPLL=
7.86432GHz FREF=491.52MHz
600kHz
–116
dBc/Hz
800kHz
–119
dBc/Hz
1MHz
–122
dBc/Hz
1.8MHz
–127
dBc/Hz
5MHz
–136
dBc/Hz
50MHz
–143
dBc/Hz
Frms
Clock PLL integrated phase error(1)
fPLL=11.79848 GHz, [1KHz, 100MHz]
-43.4
dBc/Hz
fPLL=8.8536 GHz, [1KHz, 100MHz]
-47.6
dBc/Hz
fPLL=9.8304 GHz, [1KHz, 100MHz]
-46.2
dBc/Hz
fPFD
PFD frequency
100
500
MHz
PNpll_flat
Normalized PLL flat Noise
fVCO = 11796.48MHz
–226.5
dBc/Hz
FREF
Input Clock frequency
0.1
12
GHz
VSS
Input Clock level
0.6
1.8
Vppdiff
www.ti.com
AFE7900
SBASA44A – AUGUST 2021 – REVISED MARCH 2022
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
21
Product Folder Links: AFE7900



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com