 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
SWCS049K 数据表(PDF) 44 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
SWCS049K 数据表(HTML) 44 Page - Texas Instruments |
|
|
44 / 144 page  1.2 V EN1 PFM (pulse skipping) mode SW1 VDD1/VFB1 0.8 V PFM (pulse skipping) mode PFM (pulse skipping) mode PWM mode PWM mode t dDVSEN t dDVSENL t dDVSEN TSTEP[2:0]=001 TSTEP[2:0]=011 t dDVSENL SWCS049-011 44 TPS65911 SWCS049S – JUNE 2010 – REVISED AUGUST 2018 www.ti.com Submit Documentation Feedback Product Folder Links: TPS65911 Specifications Copyright © 2010–2018, Texas Instruments Incorporated 5.21.3.5 VDD1, VDD2 Voltage Control Through EN1 and EN2 Signals NOTE: Register setting: VDD1_EN1 = 1, SEL[6:0] = hex13 in VDD1_SR_REG Figure 5-8. VDD1 Supply Voltage Control Through EN1 Table 5-8. VDD1 Supply Voltage Control Through EN1 Timing Characteristics PARAMETER TEST CONDITIONS MIN TYP MAX UNIT tdDVSEN EN1 (or EN2) edge to VDD1 (or VDD2) voltage change delay 2 × tCK32k = 62 µs tdDVSENL VDD1 (or VDD2) voltage settling delay TSTEP[2:0] = 001 32 µs TSTEP[2:0] = 011 (default) 0.4 / 7.5 = 53 TSTEP[2:0] = 111 160 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
