AD7440BRTZ-R2 datasheet(22/27 Pages) AD

22 / 27 page

AD7440/AD7450A

Data Sheet

Rev. D | Page 22 of 27

Timing Example 1

Having fSCLK = 18 MHz and a throughput rate of 1 MSPS gives a

cycle time of

1/Throughput = 1/1,000,000 = 1 µs

A cycle consists of

t2+ 12.5(1/fSCLK) + tACQ = 1 µs

Therefore, if t2 = 10 ns

10 ns + 12.5(1/18 MHz) + tACQ = 1 µs

tACQ = 296 ns

This 296 ns satisfies the requirement of 290 ns for tACQ.

From Figure 40, tACQ comprises

2.5(1/fSCLK) + t8 + tQUIET

where t8 = 35 ns. This allows a value of 122 ns for tQUIET,

satisfying the minimum requirement of 60 ns.

Timing Example 2

Having fSCLK = 5 MHz and a throughput rate of 315 kSPS gives a

cycle time of

1/Throughput = 1/315,000 = 3.174 µs

A cycle consists of

t2+ 12.5(1/fSCLK) + tACQ = 3.174 µs

Therefore, if t2 is 10 ns

10 ns + 12.5(1/5 MHz) + tACQ = 3.174 µs

tACQ = 664 ns

This 664 ns satisfies the requirement of 290 ns for tACQ.

From Figure 40, tACQ comprises

2.5(1/fSCLK) + t8 + tQUIET

where t8 = 35 ns. This allows a value of 129 ns for tQUIET,

satisfying the minimum requirement of 60 ns.

As in this example and with other slower clock values, the signal

may already be acquired before the conversion is complete, but

it is still necessary to leave 60 ns minimum tQUIET between

conversions. In Timing Example 2, the signal should be fully

acquired at approximately Point C in Figure 40.

AD7440BRTZ-R2 数据表(PDF) 22 Page - Analog Devices

AD7440BRTZ-R2 数据表(HTML) 22 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

数据表下载