F6921 datasheet(13/17 Pages) RENESAS

13 / 17 page

F6921 Datasheet

X0010170

Rev.1.0

Apr 8, 2021

Page 13

5.3

Evaluation Board Operation

This section provides basic information on operating the F6921 evaluation board. For more information about the

evaluation board, see the F69xx Evaluation Board Manual on the F6921 product page.

5.3.1.

Single Power Supply Operation

Connect the positive and negative outputs of a power supply (VDD) to J11. In addition, connect the positive

output of the VDD supply to TP1. While there are two IREF pins on the F6921 device (which are individually

accessible via TP1 and TP2 on the evaluation board), these pins (A4 and E4) are internally connected to the

same node on the IC, simultaneously controlling the bias of channels 1 and 2. Set the power supply to 0.95V

and enable the power supply output. Monitor the VDD supply output current to confirm the nominal bias point is

set correctly (approximately 24mA).

5.3.2.

Independent VDD and IREF Bias Control

5.3.2.1.

Two Voltage Sources

Connect the positive and negative outputs of a power supply (VDD) to J11. In addition, connect the positive

output of a second supply (VREF) to TP1 and the negative output to the negative output of the VDD supply. Set

both power supplies to 0.95V and enable the power supply outputs. Monitor the IDD of the VDD supply to confirm

the nominal bias point is set correctly (approximately 24mA).

5.3.2.2.

Voltage Source and Current Source

Connect the positive and negative outputs of a power supply (VDD) to J11. In addition, connect an independent

current supply (IREF) to TP1 and the ground of the current supply to the negative terminal of the VDD supply. Set

VDD to 0.95V, IREF to 120

μA and enable the power supply outputs. Monitor the IDD of the VDD supply to confirm the

nominal bias point is set correctly (approximately 24mA).

F6921 数据表(PDF) 13 Page - Renesas Technology Corp