RZSLASHT2M datasheet(92/127 Pages) RENESAS

92 / 127 page

POEGmGn.SSF bit

(m = 0 to 2, n = A to D)

GPT PWM output pins

Outputs disabled

tPOEGDS

Figure 2.52

Output disable time for POEG in response to the register setting

GPT PWM output pins

Oscillation stop detection

signal (internal signal)

Main clock

Outputs disabled

tPOEGDOS

Figure 2.53

Output disable time for POEG in response to the oscillation stop detection

2.5.5.7

A/D Converter Trigger Timing

Table 2.31

A/D converter trigger timing

Parameter

Symbol

Min.

Max.

Unit*1

Reference figure

A/D converter

A/D converter trigger

input pulse width

ADTRG0#,

ADTRG1#

tTRGW

1.5

—

tPADCcyc

Figure 2.54

Note 1. tPADCcyc: PCLKADC cycle

PCLKADC

tTRGW

ADTRG0#

ADTRG1#

Figure 2.54

A/D converter trigger input timing (ADTRG0#, ADTRG1#)

2.5.5.8

SCI Timing

Conditions: VOH = VCC33 × 0.5, VOL = VCC33 × 0.5, C = 30 pF (except Simple I2C)

RZ/T2M Datasheet

2. Electrical Characteristics

R01DS0383EJ0100 Rev.1.00

Mar 22, 2022

Page 92 of 127

RZ/T2M 数据表(PDF) 92 Page - Renesas Technology Corp

RZ/T2M 数据表(HTML) 92 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载