数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

RZ/G2UL 数据表(PDF) 49 Page - Renesas Technology Corp

部件名 RZ/G2UL
功能描述  RZ/G2UL, RZ/A3UL, RZ/Five SMARC Module Board
PDF  83 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

RZ/G2UL 数据表(HTML) 49 Page - Renesas Technology Corp

Back Button RZ/G2UL Datasheet HTML 45Page - Renesas Technology Corp RZ/G2UL Datasheet HTML 46Page - Renesas Technology Corp RZ/G2UL Datasheet HTML 47Page - Renesas Technology Corp RZ/G2UL Datasheet HTML 48Page - Renesas Technology Corp RZ/G2UL Datasheet HTML 49Page - Renesas Technology Corp RZ/G2UL Datasheet HTML 50Page - Renesas Technology Corp RZ/G2UL Datasheet HTML 51Page - Renesas Technology Corp RZ/G2UL Datasheet HTML 52Page - Renesas Technology Corp RZ/G2UL Datasheet HTML 53Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 83 page
background image
RZ Family / RZ/G, RZ/A Series
2. Functional Specifications
R01UH0990EJ0101
Rev.1.01
Page 49 of 83
Jul 28, 2022
2.6
Clock Configuration
Figure 2.7 shows a block diagram of the Clock configuration.
NOTE
SD Interface supports UHS-I mode of 50MB/s (SDR50) and 104MB/s (SDR104).
DIFF1
DDR4_SDRAM
VCC
CK_T
XI
XI
CLKIN_X2
DIFF2
DIFF1B
SE2
CLKINB_X1
REF
SE1
EXCLK
TCK/SWDCLK
AUDIO_CLK1
AUDIO_CLK2
DDR_CLK_P
DDR_CLK_N
QSPI0_SPCLK
SD1_CLK
SD0_CLK
RZ/G2UL
Ethernet0 PHY
Ethernet1 PHY
CLK
eMMC memory
CLK
SD0 card slot
CK_C
CLK
JTAG
XI
QSPI flash memory
SD1 card slot
Camera connector
MIPI_CLK_P
MIPI_CLK_N
HDMI transceiver
DRXC_P
DRXC_N
CSI_CLK_P
SSI1_BCK
RIIC0_SCL
RSPI1_CK
RIIC1_SCL
SCLK/MCLK
CAM_I2C_SCL
SCL
CSI_CLK_N
PMOD0
SCK
X1
24MHz
24MHz
11.2896MHz
12.2880MHz
11.2896MHz
Max. 125MHz
Max. 800MHz
MCLK
Audio Codec
BCLK
SCLK
Max. 33.33MHz
(SDR 3.3V)
Max.133MHz
Max. 66MHz
(SDR mode)
20MHz
Max. 33.33MHz (SDR 3.3V)
Max. 1.5GHz
Max. 1MHz
Max. 1MHz
Max. 12.5MHz
Max. 10MHz
CECCLK
CLK
CMOS Oscillator
12MHz
Clock IC
Max. 125MHz
Note:
shows the Carrier Board
PMOD1
SCL
VCC
OctaFlash
VCC
OctaRAM
Max. 100MHz
(SDR mode)
Figure 2.7
Block Diagram of Clock Configuration
RZ/A3UL SMARC Module Board
OCTAL Edition
RZ/A3UL SMARC Module Board
QSPI Edition
RZ/G2UL SMARC Module Board
RZ/Five SMARC Module Board



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com