数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CC2430-RTR1-F32Z 数据表(PDF) 71 Page - Texas Instruments

部件名 CC2430-RTR1-F32Z
功能描述  A True System-on-Chip solution for 2.4 GHz IEEE 802.15.4 / ZigBee-TM
PDF  234 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

CC2430-RTR1-F32Z 数据表(HTML) 71 Page - Texas Instruments

Back Button CC2430-RTR1-F32Z Datasheet HTML 67Page - Texas Instruments CC2430-RTR1-F32Z Datasheet HTML 68Page - Texas Instruments CC2430-RTR1-F32Z Datasheet HTML 69Page - Texas Instruments CC2430-RTR1-F32Z Datasheet HTML 70Page - Texas Instruments CC2430-RTR1-F32Z Datasheet HTML 71Page - Texas Instruments CC2430-RTR1-F32Z Datasheet HTML 72Page - Texas Instruments CC2430-RTR1-F32Z Datasheet HTML 73Page - Texas Instruments CC2430-RTR1-F32Z Datasheet HTML 74Page - Texas Instruments CC2430-RTR1-F32Z Datasheet HTML 75Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 71 / 234 page
background image
CC2430
CC2430 PRELIMINARY Data Sheet (rev. 1.03) SWRS036A
Page 71 of 232
Table 36: Peripheral I/O Pin Mapping
P0
P1
P2
Periphery /
Function
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
4
3
2
1
0
ADC
A7
A6
A5
A4
A3
A2
A1
A0
C
SS
M0
MI
USART0 SPI
Alt. 2
M
O
MI
C
SS
RT
CT
TX
RX
USART0 UART
Alt. 2
TX
RX
RT
CT
MI
M0
C
SS
USART1 SPI
Alt. 2
MI
M0
C
SS
RX
TX
RT
CT
USART1 UART
Alt. 2
RX
TX
RT
CT
2
1
0
TIMER1
Alt. 2
0
1
2
1
0
TIMER3
Alt. 2
1
0
1
0
TIMER4
Alt. 2
1
0
32.768 kHz
XOSC
Q2
Q1
DEBUG
D
C
D
D
13.1.4.1 USART0
The SFR register bit PERCFG.U0CFG selects
whether to use alternative 1 or alternative 2
locations.
In Table 36, the USART0 signals are shown as
follows:
UART:
RX : RXDATA
TX : TXDATA
RT : RTS
CT : CTS
SPI:
MI : MISO
MO : MOSI
C : SCK
SS : SSN
P2DIR.PRIP0
selects
the
order
of
precedence
when
assigning
several
peripherals to port 0. When set to 00, USART0
has precedence. Note that if UART mode is
selected and hardware flow control is disabled,
USART1 or timer 1 will have precedence to
use ports P0_4 and P0_5.
P2SEL.PRI3P1 and P2SEL.PRI0P1 select
the order of precedence when assigning
several peripherals to port 1. USART0 has
precedence when both are set to 0. Note that if
UART mode is selected and hardware flow
control is disabled, timer 1 or timer 3 will have
precedence to use ports P1_2 and P1_3.
13.1.4.2 USART1
The SFR register bit PERCFG.S1CFG selects
whether to use alternative 1 or alternative 2
locations.
In Table 36, the USART1 signals are shown as
follows:
RX : RXDATA
TX : TXDATA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com