数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ICS570A 数据表(PDF) 7 Page - Integrated Circuit Systems

部件名 ICS570A
功能描述  Multiplier and Zero Delay Buffer
PDF  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ICST [Integrated Circuit Systems]
网页  http://www.icst.com
标志 ICST - Integrated Circuit Systems

ICS570A 数据表(HTML) 7 Page - Integrated Circuit Systems

  ICS570A Datasheet HTML 1Page - Integrated Circuit Systems ICS570A Datasheet HTML 2Page - Integrated Circuit Systems ICS570A Datasheet HTML 3Page - Integrated Circuit Systems ICS570A Datasheet HTML 4Page - Integrated Circuit Systems ICS570A Datasheet HTML 5Page - Integrated Circuit Systems ICS570A Datasheet HTML 6Page - Integrated Circuit Systems ICS570A Datasheet HTML 7Page - Integrated Circuit Systems ICS570A Datasheet HTML 8Page - Integrated Circuit Systems ICS570A Datasheet HTML 9Page - Integrated Circuit Systems  
Zoom Inzoom in Zoom Outzoom out
 7 / 9 page
background image
Multiplier and Zero Delay Buffer
MDS 570 I
7
Revision 030905
Integrated Circuit Systems, Inc.
525 Race Street, San Jose, CA 95126 tel (408) 297-1201 www.icst.com
ICS570
AC Electrical Characteristics
Unless stated otherwise, VDD = 3.3 V ±5%, Ambient Temperature -40 to +85
°C
Note 1: Assumes clocks with same rise time, measured from rising edges at VDD/2
Note 2: Measured with 27
Ω terminating resistor and 15 pF loads
Thermal Characteristics
Input Low Voltage
VIL
S0, S1
0.5
V
Output High Voltage (CMOS
High)
VOH
IOH = -4 mA
VDD-0.4
V
Output High Voltage
VOH
IOH = -12 mA
2.4
V
Output Low Voltage
VOL
IOL = 12mA
0.4
V
Short Circuit Current
IOS
Each output
±100
mA
Input Capacitance
CIN
S0, S1
5
pF
Parameter
Symbol
Conditions
Min.
Typ.
Max.
Units
Input Frequency, ICLK
FBIN from CLK/2
See table on page 2
Output Clock Frequency
CLK
10
168
MHz
Output to Output Skew
ICS570B
100
175
ps
Output to Output Skew
ICS570A
100
200
ps
Input to Output Jitter
40 - 150 MHz
100-250
ps
Input Skew, ICS570B
ICLK to FBIN,
CLK>30MHz, Note 1
-300
300
ps
ICLK to FBIN,
CLK<10MHz, Note 1
-600
600
ps
Input Skew, ICS570A
ICLK to FBIN
CLK>30MHz, Note 1
-1
1
ns
ICLK to FBIN,
CLK<10MHz, Note 1
-1.5
1.5
ns
Output Clock Rise Time
0.8 to 2.0V, Note 2
0.75
ns
Output Clock Fall Time
2.0 to 0.8V, Note 2
0.75
ns
Output Clock Duty Cycle
at VDD/2
45
49 - 51
55
%
Parameter
Symbol Conditions
Min.
Typ.
Max.
Units
Parameter
Symbol
Conditions
Min.
Typ.
Max.
Units
Thermal Resistance Junction to
Ambient
θ
JA
Still air
150
°C/W
θ
JA
1 m/s air flow
140
°C/W
θ
JA
3 m/s air flow
120
°C/W
Thermal Resistance Junction to Case
θ
JC
40
°C/W



Html Pages

1 2 3 4 5 6 7 8 9


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com