STW81101AT datasheet(23/42 Pages) STMICROELECTRONICS

23 / 42 page

STW81101

I2C bus interface

23/42

5.1.8

Multi-byte write mode

The multi-byte write mode can start from any internal address. The master sends the data

bytes and each one is acknowledged. The master terminates the transfer by generating a

STOP condition.

The sub-address decides the starting byte. A multi-byte with sub-address 01H and 2

DATA_IN bytes will change the "B_COUNTER" and "A_COUNTER" registers (01H,02H), so

a multi-byte with sub-address 00H and and 6 DATA_IN bytes will change all the STW81101

registers.

5.1.9

Current byte address read

In the current byte address read mode, following a START condition, the master sends the

device address with the rw bit set to 1 (No sub-address is needed as there is only 1 byte

read register). The STW81101 acknowledges this and outputs the data byte. The master

does not acknowledge the received byte, but terminates the transfer with a STOP condition.

5.2

Timing specification

Figure 19.

Data and clock

Table 9.

Single-byte write mode

1100A2A1A0

ack

sub-address byte

ack

DATA IN

ack

Table 10.

Multi-byte write mode

1100A2A1A0 0 ack

sub-address byte

ack

DATA IN

ack

....

DATA IN

ack

Table 11.

Current Byte Address Read

1100 A2 A1 A0

ack

DATA OUT

No ack

Table 12.

Data and clock

Symbol

Parameter

Minimum time (ns)

Tcs

Data to clock set up time

Tch

Data to clock hold time

Tcwh

Clock pulse width high

Tcwl

Clock pulse width low

cwh

cwl

SDA

SCL

cwh

cwl

SDA

SCL

STW81101AT 数据表(PDF) 23 Page - STMicroelectronics

STW81101AT 数据表(HTML) 23 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42

数据表下载

链接网址

STW81101AT 数据表(PDF) 23 Page - STMicroelectronics

STW81101AT 数据表(HTML) 23 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42

数据表 下载

链接网址

数据表下载