数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STW81101ATR 数据表(PDF) 16 Page - STMicroelectronics

部件名 STW81101ATR
功能描述  Multi-band RF frequency synthesizer with integrated VCOs
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STW81101ATR 数据表(HTML) 16 Page - STMicroelectronics

Back Button STW81101ATR Datasheet HTML 12Page - STMicroelectronics STW81101ATR Datasheet HTML 13Page - STMicroelectronics STW81101ATR Datasheet HTML 14Page - STMicroelectronics STW81101ATR Datasheet HTML 15Page - STMicroelectronics STW81101ATR Datasheet HTML 16Page - STMicroelectronics STW81101ATR Datasheet HTML 17Page - STMicroelectronics STW81101ATR Datasheet HTML 18Page - STMicroelectronics STW81101ATR Datasheet HTML 19Page - STMicroelectronics STW81101ATR Datasheet HTML 20Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 42 page
background image
General description
STW81101
16/42
4
General description
The block diagram of Figure 1 shows the different blocks, which have been integrated to
achieve an integer-N PLL frequency synthesizer.
The STW81101 consists of 2 internal low-noise VCOs with buffer blocks, a divider by 2, a
divider by 4, a low-noise PFD (Phase Frequency Detector), a precise charge pump, a 10-bit
programmable reference divider, two programmable counters and a programmable dual-
modulus prescaler. The A-counter (5 bits) and B counter (12 bits) counters, in conjunction
with the dual modulus prescaler P/P+1 (16/17 or 19/20), implement an N integer divider,
where N = B*P +A. The division ratio of both reference and VCO dividers is controlled
through the selected digital interface (I2C bus or SPI).
The selection of the digital interface type is done by the proper hardware connection of the
pin DBUS_SEL (0 V for I2C bus, 3.3 V for SPI).
All devices operate with a power supply of 3.3 V and can be powered down when not in use.
4.1
Circuit description
4.1.1
Reference input stage
The reference input stage is shown in Figure 11. The resistor network feeds a DC bias at the
Fref input while the inverter used as the frequency reference buffer is AC coupled.
Figure 11.
Reference Frequency Input Buffer
4.1.2
Reference divider
The 10-bit programmable reference counter allows the input reference frequency to be
divided to produce the input clock to the PFD. The division ratio is programmed through the
digital interface.
4.1.3
Prescaler
The dual-modulus prescaler P/P+1 takes the CML clock from the VCO buffer and divides it
down to a manageable frequency for the CMOS A and B counters. The modulus (P) is
programmable and can be set to 16 or 19. It is based on a synchronous 4/5 core which
division ratio depends on the state of the modulus input.
INV
BUF
VDD
Fref
Power Down



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com