| 数据搜索系统,热门电子元器件搜索 |
|
MS6313 数据表(PDF) 4 Page - MOSA ELECTRONICS |
|
|
|||||||||||||||||||||||||||||
MS6313 数据表(HTML) 4 Page - MOSA ELECTRONICS |
|
4 / 7 page ![]() MOSA ELECTRONICS MS6313 Stereo Audio DAC - 4 - www.mosanalog.com.tw TYPICAL PERFORMANCE CHARACTERISTICS (Ta=25℃, RL=32Ω, sampling rate=4fs; unless otherwise specified) FREQUENCY (Hz) FREQUENCY (Hz) THD+N vs. frequency THD+N vs. frequency VDD=5V VDD=2.7V TIMING AND DATA FORMAT The MS6313 accepts input serial data formats of 16-bit word length. Left and right data words are time multiplexed. The MSB (bit 1) must always be first. The format of data input is shown in Figs. 2 and 3. With a HIGH level on the word select input (WS), data is placed in the left input register and with LOW level on the WS input, data is placed in the right register (Fig. 1). The data in the input registers are simultaneously latched in the output registers which control the bit switches. Internal bias currents IBL and IBR are each added to the full scale output current IFS in order to achieve the maximum dynamic range at the outputs of OP1 and OP2(Fig. 1). The reference voltage Vref (Fig. 1) is approximately 2/3 VDD. In this way the maximum dynamic range is achieved over the entire power supply range. RIGHT WS BCK DATA LSB MSB t r t HB t f t cr t LB t HW t SW LEFT t SD t HD Fig.2 Timing and input signals. 0 1 2 15 14 13 210 MSB LSB 15 14 13 21 0 MSB LSB RIGHT LEFT WS BCK DATA Fig.3 Format of input signals. |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |