WM8770SIFV datasheet(9/52 Pages) WOLFSON

9 / 52 page

Production Data

WM8770

PD Rev 4.1 June 2005

MASTER CLOCK TIMING

MCLK

MCLKL

MCLKH

MCLKY

Figure 1 Master Clock Timing Requirements

Test Conditions

AVDD = 5V, DVDD = 3.3V, AGND = 0V, DGND = 0V, TA = +25

oC, fs = 48kHz, MCLK = 256fs, ADC/DAC in Slave Mode unless

otherwise stated.

PARAMETER

SYMBOL

TEST CONDITIONS

MIN

TYP

MAX

UNIT

System Clock Timing Information

MCLK System clock pulse width high

tMCLKH

MCLK System clock pulse width low

tMCLKL

MCLK System clock cycle time

tMCLKY

1000

MCLK Duty cycle

40:60

60:40

Power-saving mode activated

After MCLK stopped

µs

Normal mode resumed

After MCLK re-started

0.5

MCLK

cycle

Table 1 Master Clock Timing Requirements

Note: If MCLK period is longer than maximum specified above, DACs are powered down with internal digital audio filters

being reset. In this mode, all registers will retain their values and can be accessed in the normal manner through the

control interface. Once MCLK is restored, the DACs are automatically powered up.

DIGITAL AUDIO INTERFACE – MASTER MODE

Figure 2 Audio Interface - Master Mode

BCLK

DOUT

ADCLRC

DIN1/2/3/4

DACLRC

WM8770

CODEC

DSP/

ENCODER/

DECODER

WM8770SIFV 数据表(PDF) 9 Page - Wolfson Microelectronics plc

WM8770SIFV 数据表(HTML) 9 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52

数据表下载