| 数据搜索系统,热门电子元器件搜索 |
|
LARA-R6 数据表(PDF) 29 Page - u-blox AG |
|
|
|||||||||||||||||||||||||||||
LARA-R6 数据表(HTML) 29 Page - u-blox AG |
|
29 / 41 page ![]() LARA-R6 series - Data sheet UBX-21004391 - R09 Electrical specifications Page 29 of 41 C1-Public 4.2.13 I2C pins I2C lines (SCL and SDA) are compliant with the I2C-bus standard mode specification. See the I2C-bus specification [15] for detailed electrical characteristics. The values in Table 26 related to I2C-bus standard mode specifications are for information only. Parameter Min Typical Max Unit Remarks Internal supply for GDI domain 1.80 V Digital I/O Interfaces supply (V_INT) Low-level input -0.30 0.00 0.63 V High-level input 1.17 1.80 2.10 V Low-level output 0.00 0.45 V Max value at IOL = +2.0 mA Internal pull-up resistance 2.2 k Input/output leakage current -1 1 µ A VIN =0 V or VIN =1.8V Clock frequency on SCL 100 kHz Table 26: I2C pins characteristics 4.2.14 Generic Digital Interfaces pins Parameter Min Typical Max Unit Remarks Internal supply for GDI domain 1.80 V Digital I/O Interfaces supply (V_INT) Low-level input -0.30 0.00 0.63 V High-level input 1.17 1.80 2.10 V Low-level output 0.00 0.45 V Max value at IOL = +2.0 mA High-level output 1.35 1.80 V Min value at IOH = –2.0 mA Input leakage current -1 1 µ A VIN =0 V or VIN =1.8V Internal pull-up /-down resistance 55 390 k Table 27: GDI pins characteristics 4.2.14.1 AC characteristics of clock output pin (GPIO6) Parameter Description Min Typical Max Unit Remarks 1/T1 GPIO6 clock output frequency 12.288 MHz AT+UMCLK=2 Table 28: AC characteristics of GPIO6 clock output pin 4.2.14.2 AC characteristics of I2S pins I2S_CLK T2 I2S_WA T1 Figure 3: AC characteristics of digital audio interface (I2S) pins in Normal I2S mode (long synchronization signal), host role Parameter Description Min Typical Max Unit Remarks 1/T1 I2S_WA synchronization signal frequency 16 kHz <I2S_sample_rate> = 3 1/T2 I2S_CLK bit clock frequency 32 1/T1 <I2S_mode> = 14 Table 29: AC characteristics of digital audio interface (I2S) pins in Normal I2S mode (long synchronization signal), host role |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |