RAMK090

www.vishay.com

Vishay MCB

Revision: 13-Aug-2021

3

Document Number: 32538

For technical questions, contact: mcbprecisionpot@vishay.com

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT

ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000

ELECTRICAL INTERFACE DESCRIPTION - SSI INTERFACE

Timing Diagram

6 WIRES CONNECTIONS

NAME

WIRE COLOR

GND

Black

+5 V

Red

CLK+

White

CLK-

Clear

DATA+

Green

DATA-

Yellow

SSI PARAMETERS

Output code

Binary

Data differential interface

RS422 according to EIA-RS422

CLK differential interface

RS422 according to EIA-RS422

Minimum clock frequency

300 kHz

Maximum clock frequency

4 MHz

Data bit (n)

21 bits

Master system

Sensor

+5 V

+5 V

+5 V

+5 V

100

Ω

+5 V

+5 V

GND

+5 V

DATA+

DATA-

CLK-

CLK+

S

Start

of cycle

End

of cycle

T

sampling ≥ 20.5 x Tclock + Tp + 500 ns

T

p = 12 μs

≥ 500 ns

T

clock =

1

F

clock

≤ 200 ns

CLK+

CLK-

DATA+

0

1

2

18

19

20

DATA-

MSB

LSB