| 数据搜索系统,热门电子元器件搜索 |
|
AS1744 数据表(PDF) 8 Page - ams AG |
|
|
|||||||||||||||||||||||||||||
AS1744 数据表(HTML) 8 Page - ams AG |
|
8 / 16 page ![]() AS1744, AS1745 austriamicrosystems Data Sheet Timing Diagrams and Test Setups www.austriamicrosystems.com Revision 1.53 8 - 16 Timing Diagrams and Test Setups Figure 11. Switching Time Figure 12. Break-Before-Make Interval Figure 13. Charge Injection AS1744/ AS1745 COMx RLOAD VOUT INx V+ V+ Switch Output Logic Input 0 0 VOUT VIH + 0.5V tON tOFF tR < 5ns tF < 5ns 50% 50% 0.9 x VOUT NOx or NCx VIN NCx or NOx CLOAD † † Includes stray capacitance and fixture capacitance. 0.9 x VOUT Logic input waveforms inverted for switches that have the opposite logic sense. GND Logic Input AS1744/ AS1745 COMx VOUT INx V+ V+ NOx or NCx VIN NCx or NOx † Includes stray capacitance and fixture capacitance. Logic Input 0 VOUT VIH + 0.5V tD tR < 5ns tF < 5ns 50% 0.9 x VOUT RLOAD CLOAD † GND Logic Input AS1744/ AS1745 COMx NCx or NOx CLOAD VOUT RGEN V+ VOUT INx ∆VOUT INx depends on switch configuration; input polar- ity is determined by the sense of the switches. Q = ∆VOUT x CLOAD V+ VINL to VINH INx INx Off Off Off Off On On VGEN GND |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |