数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STCCP27ATBR 数据表(PDF) 9 Page - STMicroelectronics

部件名 STCCP27ATBR
功能描述  1.8V/2.8V High speed dual differential line receivers, Compact camera port decoder, I2C control line
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STCCP27ATBR 数据表(HTML) 9 Page - STMicroelectronics

Back Button STCCP27ATBR Datasheet HTML 5Page - STMicroelectronics STCCP27ATBR Datasheet HTML 6Page - STMicroelectronics STCCP27ATBR Datasheet HTML 7Page - STMicroelectronics STCCP27ATBR Datasheet HTML 8Page - STMicroelectronics STCCP27ATBR Datasheet HTML 9Page - STMicroelectronics STCCP27ATBR Datasheet HTML 10Page - STMicroelectronics STCCP27ATBR Datasheet HTML 11Page - STMicroelectronics STCCP27ATBR Datasheet HTML 12Page - STMicroelectronics STCCP27ATBR Datasheet HTML 13Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 19 page
background image
STCCP27A
Electrical characteristics
9/19
Table 7.
Switching characteristics (RT = 100Ω ± 1%, CL = 10pF, over recommended
operating conditions unless otherwise noted. Typical values are referred to TA =
25°C and VDD = 2.8V, VL = 1.8V)
Note:
1
50% VDIN to 50% VDOUT
Table 8.
Capacitive characteristics
Symbol
Parameter
Test conditions
Min.
Typ.
Max.
Unit
tr
Rise time LVTTL Output voltage
(10% to 90%)
3.1
4.0
ns
tf
Fall time LVTTL output voltage
(90% to 10%)
2.0
4.0
ns
tr I/O
Rise time I2C input/output voltage
(20% to 80%)
320
ns
tf I/O
Fall time I2C input/output voltage
(80% to 20%)
20
ns
tpLH
Propagation delay time (CLK to V-
SYNC, H-SYNC) (low to high)
6.5
8.5
ns
tpHL
Propagation delay time (CLK to V-
SYNC, H-SYNC) (high to low)
6.5
8.5
ns
tpLH
Propagation delay time (CLK to
D1-D8) (low to high)
6.5
8.5
ns
tpHL
Propagation delay time (CLK to
D1-D8) (high to low)
6.5
8.5
ns
tpLH
Propagation delay time I2C
input/output voltage (50% to 50%)
(Low to High)
100
ns
tpHL
Propagation delay time I2C
input/output voltage (50% to 50%)
(High to Low)
10
ns
tEN
Enable delay time (EN to
V-SYNC, H-SYNC: tPZL, tPZH)
trEN = 2.0ns (10% to 90%)
tfEN = 2.0ns (90% to 10%)
20
µs
tDIS
Disable delay time (EN to V-
SYNC, H-SYNC: tPLZ, tPHZ)
trEN = 2.0ns (10% to 90%)
tfEN = 2.0ns (90% to 10%)
1000
ns
fOPR
Operating frequency
trD,CLK = 400ps (10% to 90%)
tfD,CLK = 400ps (90% to 10%)
VCM D,CLK = 0.9V, VDD,CLK =
150mV
1416
MHz
TCLK
Clock Period
2.4
1000
ns
tSUD-CLK
Setup time (D to CLK) (low to high
or high to low vs positive CLK
edge) (note 1) (see fig. 6)
0.6
ns
tHCLK-D
Hold time (CLK to D) (positive CLK
edge to D) (note 1) (see fig. 6)
1.0
ns
Symbol
Parameter
Test condition
Value
Unit
VDD (V)
TA = 25°C
Min.
Typ.
Max.
CIN
Input Capacitance
(SYNC_SEL, EN)
2.65 to 3.6
VL = 1.65V to 1.95V,
VI = GND or VDD
3.5
pF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com