| 数据搜索系统,热门电子元器件搜索 |
|
AP64100Q 数据表(PDF) 23 Page - Diodes Incorporated |
|
|
|||||||||||||||||||||||||||||
AP64100Q 数据表(HTML) 23 Page - Diodes Incorporated |
|
23 / 26 page ![]() AP64100Q Document number: DS43575 Rev. 1 - 2 23 of 26 www.diodes.com July 2021 © Diodes Incorporated AP64100Q Layout PCB Layout 1. The AP64100Q works at 1A load current so heat dissipation is a major concern in the layout of the PCB. 2oz copper for both the top and bottom layers is recommended. 2. Place the input capacitors as closely across VIN and GND as possible. 3. Place the inductor as close to SW as possible. 4. Place the output capacitors as close to GND as possible. 5. Place the feedback components as close to FB as possible. 6. If using four or more layers, use at least the 2nd and 3rd layers as GND to maximize thermal performance. 7. Add as many vias as possible around both the GND pin and under the GND plane for heat dissipation to all the GND layers. 8. Add as many vias as possible around both the VIN pin and under the VIN plane for heat dissipation to all the VIN layers. 9. See Figure 34 for more details. C5 EXPOSED PAD BST VIN EN RT/CLK FB COMP GND SW C2 C3 R1 R2 R5 RT VOUT GND SW VIN Figure 34. Recommended PCB Layout |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |