FT900Q-R datasheet(65/67 Pages) BRIDGETEK

65 / 67 page

FT900

/1/2/3 Revision C Embedded Microcontroller Datasheet

Version 1.0

Document No. BRT_000172 Clearance No.: BRT#087

Appendix B - List of Figures and Tables

List of Figures

Figure 2-1 - FT900 Block Diagram...................................................................................................4

Figure 3-1 - Pin Configuration FT900Q (top-down view).....................................................................8

Figure 3-2 - Pin Configuration FT901Q (top-down view).....................................................................9

Figure 3-3 - Pin Configuration FT902Q (top-down view)................................................................... 10

Figure 3-4 - Pin Configuration FT903Q (top-down view)................................................................... 11

Figure 3-5 - Pin Configuration FT900L (top-down view) ................................................................... 12

Figure 3-6 - Pin Configuration FT901L (top-down view) ................................................................... 13

Figure 3-7 - Pin Configuration FT902L (top-down view) ................................................................... 14

Figure 3-8 - Pin Configuration FT903L (top-down view) ................................................................... 15

Figure 5-1 - USB Rise and Fall Times for DP/DM ............................................................................. 42

Figure 5-2 - 100Base-TX Tr/f Timing .............................................................................................. 43

Figure 5-3 - 100Base-TX Jitter Timing ........................................................................................... 43

Figure 5-4 - 100Base-TX Transmission Waveform ........................................................................... 44

Figure 5-5 - Definition of I2C Timing F/S mode ............................................................................... 45

Figure 5-6 - Definition of I2C Timing HS mode ................................................................................ 45

Figure 5-7 - Definition of SPI Master Timing Mode 0........................................................................ 46

Figure 5-8 - Definition of SPI Slave Timing Mode 0 ......................................................................... 47

Figure 5-9 - Definition of I2S Master Timing ................................................................................... 48

Figure 5-10 - Definition of I2S Slave Timing ................................................................................... 49

Figure 5-11 - Definition of SD Host Timing ..................................................................................... 50

Figure 6-1 - Crystal oscillator connection ....................................................................................... 51

Figure 6-2 - External clock input................................................................................................... 51

Figure 6-3 - RTC 32.768 KHz oscillator connection .......................................................................... 52

Figure 6-4 - External 32.768 KHz clock input.................................................................................. 52

Figure 6-5 - GPIO I/O ports connection ......................................................................................... 53

Figure 6-6 - USB 2.0 ports connection ........................................................................................... 53

Figure 6-7 - 10/100Mbps Ethernet Interface................................................................................... 54

Figure 6-8 - Unused Ethernet Connection (QFN) ............................................................................. 55

Figure 6-9 - Unused Ethernet Connection (LQFP) ............................................................................ 55

Figure 6-10 - Unused USB Connection (QFN).................................................................................. 56

Figure 6-11 - Unused USB Connection (LQFP) ................................................................................ 56

Figure 7-1 - QFN-100 Package Dimensions .................................................................................... 57

Figure 7-2 - FT90XQ Top side....................................................................................................... 58

Figure 7-3 - LQFP-100 Package Dimensions ................................................................................... 59

Figure 7-4 - FT90XL Top side ....................................................................................................... 60

Figure 7-5 - FT900 Solder Reflow Profile ........................................................................................ 61

FT900Q-R 数据表(PDF) 65 Page - Bridgetek Pte Ltd.

FT900Q-R 数据表(HTML) 65 Page - Bridgetek Pte Ltd.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

数据表下载