数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADM488 数据表(PDF) 6 Page - Analog Devices

部件名 ADM488
功能描述  Full-Duplex, Low Power, Slew Rate Limited, EIA RS-485 Transceivers
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADM488 数据表(HTML) 6 Page - Analog Devices

Back Button ADM488 Datasheet HTML 2Page - Analog Devices ADM488 Datasheet HTML 3Page - Analog Devices ADM488 Datasheet HTML 4Page - Analog Devices ADM488 Datasheet HTML 5Page - Analog Devices ADM488 Datasheet HTML 6Page - Analog Devices ADM488 Datasheet HTML 7Page - Analog Devices ADM488 Datasheet HTML 8Page - Analog Devices ADM488 Datasheet HTML 9Page - Analog Devices ADM488 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 16 page
background image
ADM488/ADM489
Rev. D | Page 6 of 16
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
VCC 1
RO 2
DI 3
GND 4
A
8
B
7
Z
6
Y
5
ADM488
TOP VIEW
(Not to Scale)
Figure 3. ADM488 8-Lead PDIP/SOIC Pin Configuration
Table 4. ADM488 Pin Function Descriptions
Pin No.
Mnemonic
Description
1
VCC
Power Supply, 5 V ± 10%.
2
RO
Receiver Output. When A > B by 200 mV, RO = high. If A < B by 200 mV, RO = low.
3
DI
Driver Input. A logic low on DI forces Y low and Z high, while a logic high on DI forces Y high and Z low.
4
GND
Ground Connection, 0 V.
5
Y
Noninverting Driver, Output Y.
6
Z
Inverting Driver, Output Z.
7
B
Inverting Receiver, Input B.
8
A
Noninverting Receiver, Input A.
NC 1
RO 2
RE 3
DE 4
VCC
14
NC
13
A
12
B
11
DI 5
GND 6
GND 7
Z
10
Y
9
NC
8
NC = NO CONNECT
ADM489
TOP VIEW
(Not to Scale)
Figure 4. ADM489 14-Lead PDIP/SOIC Pin Configuration
1
2
3
4
5
6
7
8
NC = NO CONNECT
16
15
14
13
12
11
10
9
NC
RO
RE
GND
DI
DE
VCC
A
B
NC
NC
GND
NC
Y
Z
NC
ADM489
TOP VIEW
(Not to Scale)
Figure 5. ADM489 16-Lead TSSOP Pin Configuration
Table 5. ADM489 Pin Function Descriptions
PDIP/SOIC
Pin No.
TSSOP
Pin No.
Mnemonic
Description
1, 8, 13
2, 9, 10, 13,
16
NC
No Connect. No connections are required to this pin.
2
3
RO
Receiver Output. When enabled, if A > B by 200 mV then RO = high. If A < B by 200 mV then
RO = low.
3
4
RE
Receiver Output Enable. A low level enables the receiver output, RO. A high level places it in a
high impedance state.
4
5
DE
Driver Output Enable. A high level enables the driver differential outputs, Y and Z. A low level
places it in a high impedance state.
5
6
DI
Driver Input. When the driver is enabled, a logic low on DI forces Y low and Z high, while a logic
high on DI forces Y high and Z low.
6, 7
7, 8
GND
Ground Connection, 0 V.
9
11
Y
Noninverting Driver, Output Y.
10
12
Z
Inverting Driver, Output Z.
11
14
B
Inverting Receiver, Input B.
12
15
A
Noninverting Receiver, Input A.
14
1
VCC
Power Supply, 5 V ± 10%.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com