28:4 LVDS Receiver
CS5825
BLOCK DIAGRAM
GENERAL DESCRIPTION
Century Semiconductor Inc.
FEATURES
USA:
1485 Saratoga Ave. #200
San Jose, CA, 95129
Tel: 408-973-8388 Fax: 408-973-9388
Sales@century-semi.com
Sales@century-semi.com.tw
www.century-semi.com
Rev.0.0 May 2001
page 1 of 13
Century Semiconductor, Inc.
Taiwan:
No. 2, Industry East Rd. 3rd,
Science-Based Industrial Park, Hsin-Chu, Taiwan
Tel: 886-3-5784866 Fax: 886-3-5784349
CS5825
CS5825 receives four LVDS data channels and
one LVDS clock channel.
Each data channel is
deserialized into 7-bit parallel data bus for output.
The clock channel is used for frame sync and fed into
an internal PLL that generates the 7X serial clock
used in the deserializer. A digital phase alignment
circuit can generate the sampling clock of the
deserializer front-end. The frame sync clock aligned
to the output 7-bit data is also output for timing
reference.
CS5825 supports open-safe design of LVDS when
the input is not connected to LVDS drivers and the
receiver outputs are forced low. Putting CS5825 into
inhibit mode by a shutdown control (SHTDNN) signal
can lower power consumption.
• Four 7-bit serial data LVDS channels and one
clock LVDS channel.
• Compatible with ANSI TIA/EIA-644 LVDS stan-
dard.
• Wide serial clocking speed ranges from 31MHz to
68MHz.
• Support open-safe LVDS design.
• Fully integrated on-chip PLL and digital phase
alignment provide accurate deserializer operation.
• Support power-down mode.
• 5V/3.3V tolerant data input.
• Single 3.3V supply operation.
• CMOS low power consumption.
• Functional compatible with DS90CF384 and
SN75LVDS86.
• Available in 56-pin TSSOP package.
PARALLEL-IN SERIAL-OUT
7-Bit SHIFT REGISTER
PARALLEL-IN SERIAL-OUT
7-Bit SHIFT REGISTER
PARALLEL-IN SERIAL-OUT
7-Bit SHIFT REGISTER
DIN
CLK
PHASE LOCK LOOP
7xCLK
CONTROL LOGIC
D19,D20,D21,D22,
D27,D5,D10,D11,
SHTDNN
CS5825
DIN
CLK
DIN
CLK
PARALLEL-IN SERIAL-OUT
7-Bit SHIFT REGISTER
DIN
CLK
D0,D1,D2,D3,
D4,D6,D7
D8,D9,D12,D13,
D14,D15,D18
D24,D25,D26
D16,D17,D23
BIP
BIM
CIP
CIM
DIP
DIM
CKIP
CKIM
AIP
AIM
AND
PHASE ALIGNER
CLKOUT
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
