数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC823RG 数据表(PDF) 5 Page - Motorola, Inc

部件名 MPC823RG
功能描述  MPC823e Mobile Computing Microprocessor
PDF  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MOTOROLA [Motorola, Inc]
网页  http://www.freescale.com
标志 MOTOROLA - Motorola, Inc

MPC823RG 数据表(HTML) 5 Page - Motorola, Inc

  MPC823RG Datasheet HTML 1Page - Motorola, Inc MPC823RG Datasheet HTML 2Page - Motorola, Inc MPC823RG Datasheet HTML 3Page - Motorola, Inc MPC823RG Datasheet HTML 4Page - Motorola, Inc MPC823RG Datasheet HTML 5Page - Motorola, Inc MPC823RG Datasheet HTML 6Page - Motorola, Inc MPC823RG Datasheet HTML 7Page - Motorola, Inc MPC823RG Datasheet HTML 8Page - Motorola, Inc MPC823RG Datasheet HTML 9Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 12 page
background image
MOTOROLA
MPC823e Mobile Computing Microprocessor
5
Video/LCD Controller
— Video Controller
– Supports Digital NTSC/PAL Video Encoders and Digital TFT
– Sequential RGB, 4:4:4, and 4:2:2 YCrCb (CCIR 601) Digital Component
Video Formats
– CCIR-656 Compatible 8-Bit Interface Port
– Horizontal Sync, Vertical Sync, Field and Blanking Timing
– Generation with Half-Clock Resolution and Programmable Polarity
– Supports Interlace/Noninterlace Scanning Methods
– Programmable Display Active Area
– Programmable Background Color for Inactive Area
– Glueless Interface for Most Digital Video Encoders
– Hardware Horizontal Scrolling
– Uses Burst Read DMA Cycles for Maximum Bus Performance
– Panel Voltage Control Adjustments for Contrast Set with On-Chip Timers
– End-of-Frame Interrupt Generation
— LCD Controller
– Supports Digital TFT and Passive LCD Panels
– Horizontal Sync, Vertical Sync, Field and Blanking Timing
– Generation with Half-Clock Resolution and Programmable Polarity
– 1-, 2-, or 4-Bit Per Pixel Grayscale Mode Using Advanced Frame Rate Control
Algorithm
– Four or Eight Bits Per Pixel Color Mode
– 4-, 8-, 9-, or 12-Bit Parallel Output to LCD Displays
– Programmable Display Active Area
– Non-Split or Vertically Split Screen Support
– Uses Burst Read DMA Cycles for Maximum Bus Performance
– End-of-Frame Interrupt Generation
– Data for Splits—2+2 or 4+4 Parallel Bits (x+x Refers to x Bits Each for Lower and
Upper Screens in Parallel)
– Built-In Color RAM with 256 12-Bit Entries
– Programmable Wait Time Between Lines and Frames
– Panel Voltage Control Adjustments for Contrast Set with On-Chip Timers
– Programmable Polarity for All LCD Interface Signals
Single-Socket PCMCIA-ATA Interface
— Master Interface, Release 2.1 Compliant
— Single PCMCIA Socket
— Eight Memory or I/O Windows Available
— Eight General-Purpose I/O Pins and Two General-Purpose Output-Only Pins are
Available when the PCMCIA Controller is Not in Operation
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com