数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

XM014034B 数据表(PDF) 21 Page - Xmos Ltd.

部件名 XM014034B
功能描述  XCore xcore.ai Microcontroller IC 32-Bit 16-Core 2400MIPs 8KB (8K x 8) OTP 60-QFN (7x7)
PDF  83 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  XMOS [Xmos Ltd.]
网页  https://www.xmos.ai/
标志 XMOS - Xmos Ltd.

XM014034B 数据表(HTML) 21 Page - Xmos Ltd.

Back Button XM014034B Datasheet HTML 17Page - Xmos Ltd. XM014034B Datasheet HTML 18Page - Xmos Ltd. XM014034B Datasheet HTML 19Page - Xmos Ltd. XM014034B Datasheet HTML 20Page - Xmos Ltd. XM014034B Datasheet HTML 21Page - Xmos Ltd. XM014034B Datasheet HTML 22Page - Xmos Ltd. XM014034B Datasheet HTML 23Page - Xmos Ltd. XM014034B Datasheet HTML 24Page - Xmos Ltd. XM014034B Datasheet HTML 25Page - Xmos Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 83 page
background image
XU6--QF6A Datasheet
If a large boot image is to be read in, it is faster to rst load a small boot-loader that
reads the large image using a faster SPI clock, for example
MHz or as fast as the
ash device supports.
The pins used for SPI boot are hardcoded in the boot ROM and cannot be changed. If
required, a SPI boot program can be burned into OTP that uses different pins.
The boot sequence up to the start of the SPI boot is outlined in Figure 6
.
Boot as SPI slave
If set to boot from SPI slave, the processor enables the three pins specied in Figure 8
and expects a boot image to be clocked in. There is no command sequence, data is input
directly from the rst rising edge of clock. The supported clock polarity and phase are
/ and /.
Pin
Signal
Description
XD
SS
Slave Select
XD
SCLK
Clock
XD
MOSI
Master Out Slave In (Data)
Figure 8:
SPI slave pins
The xCORE Tile expects each byte to be transferred with the least-signicant bit rst. The
pins used for SPI boot are hardcoded in the boot ROM and cannot be changed. If required,
an SPI boot program can be burned into OTP that uses different pins.
.
Boot from xConnect Link
If set to boot from an xConnect Link, the processor enables its link(s) shortly after the
boot process starts. Enabling the Link switches off the pull-down resistors on the link,
drives all the TX wires low (the initial state for the Link), and monitors the RX pins for
boot-trafc; they must be low at this stage. If the internal pull-down is too weak to drain
any residual charge, external pull-downs may be required on those pins.
The boot-rom on the core will then:
. Allocate channel-end .
. Input a word on channel-end . It will use this word as a channel to acknowledge the
boot. Provide the null-channel-end xFF
if no acknowledgment is required.
. Input the boot image specied above, including the CRC.
. Input an END control token.
. Output an END control token to the channel-end received in step .
6. Free channel-end .
. Jump to the loaded code.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com