数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DRA821U2...ALM 数据表(PDF) 102 Page - Texas Instruments

部件名 DRA821U2...ALM
功能描述  DRA821 Jacinto™ Processors
PDF  252 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

DRA821U2...ALM 数据表(HTML) 102 Page - Texas Instruments

Back Button DRA821U2...ALM Datasheet HTML 98Page - Texas Instruments DRA821U2...ALM Datasheet HTML 99Page - Texas Instruments DRA821U2...ALM Datasheet HTML 100Page - Texas Instruments DRA821U2...ALM Datasheet HTML 101Page - Texas Instruments DRA821U2...ALM Datasheet HTML 102Page - Texas Instruments DRA821U2...ALM Datasheet HTML 103Page - Texas Instruments DRA821U2...ALM Datasheet HTML 104Page - Texas Instruments DRA821U2...ALM Datasheet HTML 105Page - Texas Instruments DRA821U2...ALM Datasheet HTML 106Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 102 / 252 page
background image
7.6.6 ADC12BT Electrical Characteristics
over recommended operating conditions (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
BALL NAMES in Mode 0: MCU_ADC0_AIN[7:0]
BALL NUMBERS: J18 / H17 / K18 / J17 / M17 / K17 / L18 / L17
VMCU_ADC0_AIN[7:0]
Full-scale Input Range
VSS
VDDA
(2)
V
DNL
Differential Non-Linearity
-1
0.5
4
LSB
INL
Integral Non-Linearity
±1
±4
LSB
LSBGAIN-ERROR
Gain Error
±2
LSB
LSBOFFSET-ERROR
Offset Error
±2
LSB
CIN
Input Sampling Capacitance
5.5
pF
SNR
Signal-to-Noise Ratio
Input Signal: 200 kHz sine wave
at -0.5 dB Full Scale
70
dB
THD
Total Harmonic Distortion
Input Signal: 200 kHz sine wave
at -0.5 dB Full Scale
75
dB
SFDR
Spurious Free Dynamic Range
Input Signal: 200 kHz sine wave
at -0.5 dB Full Scale
80
dB
SNR(PLUS)
Signal-to-Noise Plus Distortion
Input Signal: 200 kHz sine wave
at -0.5 dB Full Scale
69
dB
RMCU_ADC0_AIN[0:7]
Input Impedance of
MCU_ADC0_AIN[7:0]
f = input frequency
[1/((65.97 × 10–-12) ×
fSMPL_CLK)]
Ω
IIN
Input Leakage
MCU_ADC0_AIN[7:0] = VSS
5
μA
MCU_ADC0_AIN[7:0] =
VDDA_ADC_MCU
10
μA
Sampling Dynamics
FSMPL_CLK
SMPL_CLK Frequency
60
MHz
tC
Conversion Time
13
ADC0 SMPL_CLK
Cycles
tACQ
Acquisition time
2
257
ADC0 SMPL_CLK
Cycles
TR
Sampling Rate
ADC0 SMPL_CLK = 60 MHz
4
MSPS
CCISO
Channel to Channel Isolation
100
dB
General Purpose Input Mode
(1)
VIL
Input Low Voltage
0.35 × VDDA
(2)
V
VILSS
Input Low Voltage Steady State
0.35 × VDDA
(2)
V
VIH
Input High Voltage
0.65 × VDDA
(2)
V
VIHSS
Input High Voltage Steady State
0.65 × VDDA
(2)
V
DRA821U-Q1
SPRSP57D – APRIL 2020 – REVISED DECEMBER 2022
www.ti.com
102
Submit Document Feedback
Copyright © 2022 Texas Instruments Incorporated
Product Folder Links: DRA821U-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com